Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1998-07-17
2000-04-11
Tokar, Michael
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326 95, 326 17, 326112, H03K 19096, H03K 19094, H03K 1901
Patent
active
060492317
ABSTRACT:
A dynamic multiplexer circuit (20) comprising an integer number N of data providing circuits (26, 28, 30), wherein the integer number N is greater than one. Each of the plurality of data providing circuits comprises a precharge node (26.sub.PN, 28.sub.PN, 30.sub.PN) to be precharged to a precharge voltage during a precharge phase, and a conditional series discharge path (26.sub.L and 26.sub.DT, 28.sub.L and 28.sub.DT, 30.sub.L and 30.sub.DT) conrected to the precharge node Each discharge path is operable in response to at least one enabling input signal (INPUTS.sub.26, INPUTS.sub.28, INPUTS.sub.30) to discharge the precharge voltage at the precharge node during an evaluate phase thereby providing a first monotonic transitioning data signal at the precharge node. Each of the plurality of data providing circuits further comprises an inverter (26.sub.INV, 28.sub.INV, 30.sub.INV) coupled to the precharge node and having an output for providing a second monotonic transitioning data signal. The second monotonic transitioning data signal is complementary of the first monotonic transitioning data signal. The dynamic multiplexer further comprises the integer number N of data select paths. Each of the data select paths comprises a select transistor T1, T2, T3), the transistor having a source coupled to receive the second monotonic transitioning data signal and a gate connected to receive a select signal (SEL1, SEL2, SEL3). A drain of the select transistor in each of the data select paths is coupled to conditionally discharge an output precharge node (DSEL.sub.PN). Lastly, the dynamic multiplexer includes an output inverter (INV.sub.DOUT) having an input connected to the output precharge node. In a given evaluate phase of operation, in response to assertion of a select signal corresponding to one of the data select paths, the transistor receiving the asserted select signal at its gate and the second monotonic transitioning data signal at its source conducts for providing an output data signal at an output of the output inverter, wherein the output data signal represents three signal inversions of the at least one enabling input signal.
REFERENCES:
patent: 5117133 (1992-05-01), Luebs
patent: 5258666 (1993-11-01), Furuki
patent: 5389835 (1995-02-01), Yetter
patent: 5440243 (1995-08-01), Lyon
patent: 5459693 (1995-10-01), Komarek et al.
patent: 5483181 (1996-01-01), D'Souza
patent: 5530659 (1996-06-01), Anderson et al.
patent: 5541537 (1996-07-01), Kim et al.
patent: 5541885 (1996-07-01), Takashima
patent: 5572151 (1996-11-01), Hanawa et al.
patent: 5594371 (1997-01-01), Douseki
patent: 5602497 (1997-02-01), Thomas
patent: 5661675 (1997-08-01), Chin e al.
patent: 5815005 (1998-09-01), Bosshart
patent: 5821775 (1998-10-01), Mehta et al.
patent: 5821778 (1998-10-01), Bosshart
patent: 5831451 (1998-11-01), Bosshart
Cho James H
Lake Rebecca Mapstone
Telecky Fred
Texas Instruments Incorporated
Tokar Michael
LandOfFree
Dynamic multiplexer circuits, systems, and methods having three does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic multiplexer circuits, systems, and methods having three , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic multiplexer circuits, systems, and methods having three will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1179641