Dynamic memory with internal refresh circuit and having virtuall

Details Dynamic memory with internal refresh circuit and having virtuall Dynamic memory with internal refresh circuit and having virtuall

1987-08-07

1991-03-12

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Data refresh

365221, 36518905, 36518912, G11C 700

Patent

active

049998145

ABSTRACT:
Semiconductor memory device including a dynamic memory array having a plurality of dynamic memory cells arranged in a matrix of rows and columns, write line and read line buffer memories disposed at the input and output of the dynamic memory array, and internal control circuitry including an internal refresh circuit and an internal arbiter circuit for determining relative priority as between write, read, and refresh request signals such that the internal refresh circuit is enabled to generate a refresh request signal for periodically applying a refresh signal to the dynamaic memory cells of the dynamic memory array without requiring an external control signal for implementation of the refresh request signal. In a particular aspect, the write line buffer memory and the read line buffer memory are respectively divided into first and second sections for alternate tandem operation in relation to one-half row of dynamic memory cells of the dynamic memory array so as to provide for continuous serial data input to the dynamic memory array via the alternate tandem operation of the first and second write line buffer memory sections and continuous serial data output from the dynamic memory array without interruption from the refresh mode during its operation cycle via the alternate tandem operation of the first and second read line buffer memory sections with respect to one-half row of dynamic memory cells of the dynamic memory array.

REFERENCES:
patent: 4549284 (1985-10-01), Ikuzaki
patent: 4622668 (1986-11-01), Dancker et al.
patent: 4672583 (1987-06-01), Nakaizumi
patent: 4688196 (1987-08-01), Inagaki et al.
patent: 4701884 (1987-10-01), Aoki et al.
"A 1 Mb DRAM With 33 MHz Serial I/O Ports", Ohta et al., IEEE International Solid-State Circuits Conference, pp. 274-275 (Feb. 21, 1986) with related product description 1Mbit Image Memory MN4700 Product Description.
"1985 Memory Products Data Book", NEC Electronics Inc., PD41221 224,000-Bit Serial-Access NMOS RAM, pp. 3-21 through 3-25 (Jan. 1985).
"1986 Memory Data Book", NEC Electronics Inc., PD41221 224,000-Bit Serial-Access NMOS RAM, pp. 3-25 through 3-31 (Apr. 1986).
Tunick, Electronic Design Report, Rich With Logic, Memory ICs Have Their Specialties, Jun. 11, 1987.

Affiliated with

Also associated with

Rating

Dynamic memory with internal refresh circuit and having virtuall does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic memory with internal refresh circuit and having virtuall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory with internal refresh circuit and having virtuall will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-452953