Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2006-06-20
2006-06-20
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S212000, C713S330000, C713S323000, C713S401000, C700S299000, C702S132000
Reexamination Certificate
active
07064994
ABSTRACT:
In one embodiment, a memory controller is coupled to a memory subsystem and controls accesses to the memory subsystem. In addition, a temperature sensor is positioned to detect a temperature associated with the memory subsystem. In this embodiment, the memory controller is configured to selectively insert one or more idle clock cycles between a first memory access and a second memory access depending upon the sensed temperature. In a further embodiment, a sensor is positioned to detect a power condition associated with the memory subsystem. In this embodiment, the memory controller is configured to selectively insert one or more idle clock cycles between a first memory access and a second memory access depending upon the detected power condition.
REFERENCES:
patent: 4913038 (1990-04-01), Burkett et al.
patent: 4989256 (1991-01-01), Buckley
patent: 5490059 (1996-02-01), Mahalingaiah et al.
patent: 5623902 (1997-04-01), Nusser et al.
patent: 5639163 (1997-06-01), Davidson et al.
patent: 5710911 (1998-01-01), Walsh et al.
patent: 5778425 (1998-07-01), Shigeeda
patent: 5870621 (1999-02-01), Walsh et al.
patent: 5881271 (1999-03-01), Williams
patent: 5987244 (1999-11-01), Kau et al.
patent: 6002627 (1999-12-01), Chevallier
patent: 6058012 (2000-05-01), Cooper et al.
patent: 6172611 (2001-01-01), Hussain et al.
patent: 6349385 (2002-02-01), Kaminski et al.
patent: 6453218 (2002-09-01), Vergis
patent: 6470289 (2002-10-01), Peters et al.
patent: 6778453 (2004-08-01), Cooper et al.
patent: 6789037 (2004-09-01), Gunther et al.
patent: 2001/0021217 (2001-09-01), Gunther et al.
patent: 2002/0173858 (2002-11-01), Sherlock
patent: 2003/0115013 (2003-06-01), Dendinger
patent: 2003/0131160 (2003-07-01), Hampel et al.
patent: 2003/0135767 (2003-07-01), Chu et al.
patent: 2003/0158697 (2003-08-01), Gold et al.
patent: 2004/0117678 (2004-06-01), Soltis et al.
patent: 2004/0159776 (2004-08-01), Richard et al.
patent: 2004/0162697 (2004-08-01), Smith et al.
Kivlin B. Noäl
Lewin Mario J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Nguyen Viet Q.
Sun Microsystems Inc.
LandOfFree
Dynamic memory throttling for power and thermal limitations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic memory throttling for power and thermal limitations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory throttling for power and thermal limitations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703389