Dynamic memory clock adjustments

Details Dynamic memory clock adjustments Dynamic memory clock adjustments

2007-11-22

2010-02-02

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C327S144000, C331S049000

Reexamination Certificate

active

07657775

ABSTRACT:
Methods, circuits, and apparatus for changing a frequency of a clock signal provided to a graphics memory while reducing any resulting visual glitch or disturbance on a monitor. A specific embodiment provides multiple clock sources that may be multiplexed or selected to provide a memory clock signal to the graphics memory. The multiplexer switches from providing a first clock source signal as the memory clock signal to providing a second clock source signal as the memory clock signal. The first clock source changes its frequency of operation. After the first clock source settles or stabilizes, the multiplexer switches back to providing the first clock source signal as the memory clock signal.

REFERENCES:
patent: 4203107 (1980-05-01), Lovercheck
patent: 4542376 (1985-09-01), Bass et al.
patent: 5142366 (1992-08-01), Brown et al.
patent: 5157696 (1992-10-01), Hara
patent: 5349682 (1994-09-01), Rosenberry
patent: 5541646 (1996-07-01), Huang
patent: 5566325 (1996-10-01), Bruce et al.
patent: 5615376 (1997-03-01), Ranganathan
patent: 5619707 (1997-04-01), Suboh
patent: 5678065 (1997-10-01), Lee et al.
patent: 6049870 (2000-04-01), Greaves et al.
patent: 6104222 (2000-08-01), Embree
patent: 6114987 (2000-09-01), Bjornholt
patent: 6127896 (2000-10-01), Burzio
patent: 6185693 (2001-02-01), Garmire et al.
patent: 6341355 (2002-01-01), Rutherford et al.
patent: 6414555 (2002-07-01), Staszewski et al.
patent: 6463013 (2002-10-01), Liu et al.
patent: 6476800 (2002-11-01), Millman et al.
patent: 6515519 (2003-02-01), Miyazaki et al.
patent: 6529083 (2003-03-01), Fujita
patent: 6678834 (2004-01-01), Aihara et al.
patent: 6750687 (2004-06-01), Klecka, III
patent: 6870531 (2005-03-01), Lee et al.
patent: 7184708 (2007-02-01), Kwa et al.
patent: 7187220 (2007-03-01), Alben et al.
patent: 7315957 (2008-01-01), Wagner et al.
patent: 2004/0005885 (2004-01-01), Kato et al.
patent: 2005/0053179 (2005-03-01), Knapp et al.
patent: 2005/0278463 (2005-12-01), Ando
patent: 2007/0208964 (2007-09-01), Sandon et al.
patent: 2008/0049009 (2008-02-01), Khodorkovsky

Affiliated with

Also associated with

Rating

Dynamic memory clock adjustments does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic memory clock adjustments, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory clock adjustments will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4211713