Dynamic memory allocation for multiple targets

Details Dynamic memory allocation for multiple targets Dynamic memory allocation for multiple targets

2008-05-20

2008-05-20

Patel, Niketa (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S024000, C710S052000

Reexamination Certificate

active

10741093

ABSTRACT:
A method for writing to multiple recording devices where at least two of the multiple recording devices are configured to respond dissimilarly to a command associated with the writing is provided. The method initiates with establishing a plurality of independent write threads configured to read data from a circular buffer composed of an initial amount of buffer elements. Then, each one of the plurality of independent write threads are associated with one of the multiple recording devices. Next, detection of when a write thread associated with a fastest one of the multiple recording devices is reading a last available buffer element occurs. In response to this detection the method includes adding at least one additional buffer element to the circular buffer. A computer readable medium and a system configured to write to multiple recording devices simultaneously are also provided.

REFERENCES:
patent: 5867734 (1999-02-01), Drews
patent: 6681384 (2004-01-01), Bates et al.
patent: 6850947 (2005-02-01), Chung et al.
patent: 2006/0069793 (2006-03-01), Li et al.

Affiliated with

Also associated with

Rating

Dynamic memory allocation for multiple targets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic memory allocation for multiple targets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory allocation for multiple targets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3908366