Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1994-05-10
1997-01-07
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Differential sensing
365149, 36518907, 365203, G11C 702
Patent
active
055924280
ABSTRACT:
A dynamic memory includes a plurality of cells including capacitors connected by columns to bit lines and by rows to selection lines. An even row and an odd row contain reference cells, the cells of the other rows being memory cells. The capacitors of the reference cells have the same value as the capacitors of the memory cells. Means are also provided for, prior to reading a memory cell of an even row, connecting the selection line of the odd row of reference cells to an element having the same capacitance as a selection line, but which is precharged at the state opposite to the state of the selection line of the odd row of the reference cells.
REFERENCES:
patent: 4363111 (1982-12-01), Heightley et al.
patent: 4484312 (1984-11-01), Nakano et al.
patent: 4547868 (1985-10-01), Childers et al.
patent: 4633443 (1986-12-01), Childers
patent: 4831591 (1989-05-01), Imazeki et al.
patent: 4961166 (1990-10-01), Sato et al.
patent: 5351210 (1994-09-01), Saito
Harrand Michel
Runtz Michel
Dorny Brett N.
Driscoll David M.
Hoang Huan
Morris James H.
Nelms David C.
LandOfFree
Dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1770452