Dynamic logical data channel assignment using time-grouped...

Details Dynamic logical data channel assignment using time-grouped... Dynamic logical data channel assignment using time-grouped...

2011-01-04

2011-01-04

Lee, Chun-Kuan (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S023000, C710S024000, C710S025000, C710S026000, C710S027000, C710S028000

Reexamination Certificate

active

07865631

ABSTRACT:
A method, system and program are provided for dynamically allocating DMA channel identifiers to multiple DMA transfer requests that are grouped in time by virtualizing DMA transfer requests into an available DMA channel identifier using a channel bitmap listing of available DMA channels to select and set an allocated DMA channel identifier. Once the input values associated with the DMA transfer requests are mapped to the selected DMA channel identifier, the DMA transfers are performed using the selected DMA channel identifier, which is then deallocated in the channel bitmap upon completion of the DMA transfers. When there is a request to wait for completion of the data transfers, the same input values are used with the mapping to wait on the appropriate logical channel. With this method, all available logical channels can be utilized with reduced instances of false-sharing.

REFERENCES:
patent: 5640395 (1997-06-01), Hamalainen et al.
patent: 7577772 (2009-08-01), Sonksen et al.
patent: 2003/0236815 (2003-12-01), Brenner et al.
patent: 2005/0240688 (2005-10-01), Moerman et al.
patent: 2006/0130062 (2006-06-01), Burdick et al.
patent: 2006/0288151 (2006-12-01), McKenney
patent: 2007/0162651 (2007-07-01), Gwilt et al.
J. Stokes, ars technica, Introducing the IBM/Sony/Toshiba Cell Processor—Part I: the SIMD processing units, http://arstechnica.com/articles/paedia/cpu/cell-1.ars/1, published Feb. 7, 2005.
J. Stokes, ars technica, Introducing the IBM/Sony/Toshiba Cell Processor—Part I: the SIMD processing units, http://arstechnica.com/articles/paedia/cpu/cell-1.ars/2, published Feb. 7, 2005 .
J. Stokes, ars technica, Introducing the IBM/Sony/Toshiba Cell Processor—Part II: the Cell Architecture, http://arstechnica.com/articles/paedia/cpu/cell-2.ars, published Feb. 8, 2005 .
IBM, Cell Broadband Engine Programming Handbook, Version 1.1, Apr. 24, 2007 (Attempts to upload the document were unsuccessful due to its encryption, so the link is provided below) http://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/9F820A5FFA3ECE8C8725716A0062585F/$file/CBE—Handbook—v1.1—24APR2007—pub.pdf.

Affiliated with

Also associated with

Rating

Dynamic logical data channel assignment using time-grouped... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic logical data channel assignment using time-grouped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic logical data channel assignment using time-grouped... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2709656