Dynamic logic register

Details Dynamic logic register Dynamic logic register

2007-05-01

2007-05-01

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S096000

Reexamination Certificate

active

10925307

ABSTRACT:
A dynamic logic register including a complementary pair of evaluation devices, delayed inversion logic, a dynamic evaluator, latching logic, and a keeper circuit coupled to the output. The evaluation devices are responsive to a clock signal and provide a pre-charged node and an evaluation node. The delayed inversion logic outputs a complete signal that is a delayed and inverted version of the clock signal. The dynamic evaluator, coupled between the pre-charged and evaluation nodes, evaluates a logic function based on a data signal during an evaluation period between operative edges of the clock and complete signals. The latching logic enables the state of an output node to be determined by the state of the pre-charged node during the evaluation period and otherwise clamps the pre-charged node to prevent perturbations of the data signal from propagating to the output node.

REFERENCES:
patent: 5075386 (1991-12-01), Vanderbilt
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5828234 (1998-10-01), Sprague et al.
patent: 5889979 (1999-03-01), Miller, Jr. et al.
patent: 6111444 (2000-08-01), Mikan, Jr. et al.
patent: 6133759 (2000-10-01), Beck et al.
patent: 6181180 (2001-01-01), Chen et al.
patent: 6201415 (2001-03-01), Manglore
patent: 6265897 (2001-07-01), Poirier et al.
patent: 6498514 (2002-12-01), Alvandpour
patent: 6549038 (2003-04-01), Sechen et al.
patent: 6686775 (2004-02-01), Campbell
patent: 6791365 (2004-09-01), Bosshart
patent: 2002/0158670 (2002-10-01), Alvandpour
patent: 2003/0042932 (2003-03-01), Bales
patent: 2003/0052714 (2003-03-01), Alvandpour
patent: 2003/0062925 (2003-04-01), Nedovic et al.
patent: 2003/0110404 (2003-06-01), Seningen et al.
patent: 0921639 (1999-06-01), None
Partovi H et al: “Flow-through latch and edge-triggered flip-flop hybrid elements” Solid-state Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International San Francisco, CA, USA Feb. 8-10, 1996, New York, NY, USA, IEEE, US, Feb. 8, 1996, pp. 138-139, XP010156427 ISBN: 0-7803-3136-2 *figure 8*.

Affiliated with

Also associated with

Rating

Dynamic logic register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic logic register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic logic register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3734592