Dynamic data transfer control method and apparatus for...

Details Dynamic data transfer control method and apparatus for... Dynamic data transfer control method and apparatus for...

2007-09-12

2009-08-11

Shin, Christopher B (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S105000, C711S157000, C711S167000

Reexamination Certificate

active

07574548

ABSTRACT:
As a performance critical (high or full speed) request for a computer system data bus travels down a central pipeline, the system detects whether the interface data bus is currently empty or there is an ongoing half-speed transfer. If there is an ongoing low speed transfer, the system dynamically time shift or slows down the read rate out of the interleave buffer to half speed, and utilizes the free half of the bandwidth. This dynamic “zippering” or time shifting of data prevents a pipe pass from being rejected because the whole data bus is unavailable.

REFERENCES:
patent: 6389501 (2002-05-01), Garney et al.
patent: 6425041 (2002-07-01), Klein
patent: 6546018 (2003-04-01), Garney et al.
patent: 6546507 (2003-04-01), Coyle et al.
patent: 6629186 (2003-09-01), Garney et al.
patent: 6889265 (2005-05-01), Garney et al.
patent: 2001/0034801 (2001-10-01), Koyama
patent: 2002/0157032 (2002-10-01), Jensen et al.
patent: 2003/0093588 (2003-05-01), Garney et al.
patent: 2008/0005455 (2008-01-01), Macri et al.

Affiliated with

Also associated with

Rating

Dynamic data transfer control method and apparatus for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic data transfer control method and apparatus for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic data transfer control method and apparatus for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4081830