Dynamic clock control circuit and method

Details Dynamic clock control circuit and method Dynamic clock control circuit and method

2011-06-28

2011-06-28

Patel, Nitin C (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S400000, C713S401000, C713S600000, C345S501000, C345S519000

Reexamination Certificate

active

07971087

ABSTRACT:
A variable clock control information generator receives graphics engine activity data relating to the operating level of a graphics engine, and memory activity data relating to an activity level of memory. In response, the variable clock control information generator produces graphics engine clock control information and memory clock control information with respect to each other, such that a relative difference between the graphics engine activity data and the memory activity data is within balance threshold data. Accordingly, the variable clock control information generator adapts to the varying levels of graphics engine activity and memory activity and adjusts the frequency of the graphics engine clock signal and the frequency of the memory clock signal to achieve a balanced relative activity level.

REFERENCES:
patent: 5544101 (1996-08-01), Houston
patent: 5615376 (1997-03-01), Ranganathan et al.
patent: 5675808 (1997-10-01), Gulick et al.
patent: 5752045 (1998-05-01), Chen
patent: 5781496 (1998-07-01), Pinkham et al.
patent: 5781768 (1998-07-01), Jones, Jr.
patent: 5804749 (1998-09-01), Shirakawa et al.
patent: 5835435 (1998-11-01), Bogin et al.
patent: 5907330 (1999-05-01), Simmers
patent: 5991883 (1999-11-01), Aktinson et al.
patent: 6067083 (2000-05-01), Glen et al.
patent: 6073223 (2000-06-01), McAllister et al.
patent: 6079025 (2000-06-01), Fung
patent: 6112310 (2000-08-01), Jun et al.
patent: 6177946 (2001-01-01), Sinclair et al.
patent: 6209075 (2001-03-01), Lau
patent: 6263448 (2001-07-01), Tsern et al.
patent: 6292201 (2001-09-01), Chen et al.
patent: 6307281 (2001-10-01), Houston
patent: 6460125 (2002-10-01), Lee et al.
patent: 6657634 (2003-12-01), Sinclair et al.
patent: 6820209 (2004-11-01), Culbert et al.
patent: 2001/0032321 (2001-10-01), Nanno et al.
patent: 2002/0093478 (2002-07-01), Yeh
patent: 2005/0195181 (2005-09-01), Khordorkovsky
International Search Report from European Patent Office; International Application No. PCT/IB2005/000566; dated Nov. 2, 2005.
Written Opinion—PCT/IB05/000566—International Search Authority—European Patent Office, Nov. 2, 2005.
International Preliminary Report on Patentability—PCT/IB05/000566—The International Bureau of WIPO—Geneva, Switzerland, Sep. 5, 2006.

Affiliated with

Also associated with

Rating

Dynamic clock control circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic clock control circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic clock control circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2623642