Static information storage and retrieval – Read/write circuit – Including signal comparison
Patent
1990-09-05
1993-02-02
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Including signal comparison
365222, 365 49, 371 492, G11C 11406, G11C 11402, G11C 1500
Patent
active
051843250
ABSTRACT:
The invention is a dynamic storage device requiring periodic refresh, and including logical operation circuitry within the refresh circuitry. The individual storage positions of the storage device are periodically read by a refresh amplifier, and then a logical operation is performed on the refresh data before application to the write amplifier. This allows implementation of associated data base searching by cyclically executing data compare and other logical operations within the refresh circuitry.
REFERENCES:
patent: 3508220 (1970-04-01), Stampler
patent: 4065756 (1977-12-01), Panigrahi
patent: 4172282 (1979-10-01), Aichelmann, Jr. et al.
patent: 4185323 (1980-01-01), Johnson et al.
patent: 4232376 (1980-11-01), Dion et al.
patent: 4277838 (1981-07-01), Chambers
patent: 4590465 (1986-05-01), Fuchs
patent: 4598400 (1986-07-01), Hillis
patent: 4677592 (1987-06-01), Sakurai et al.
patent: 4706221 (1987-11-01), Satoh et al.
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4716552 (1987-12-01), Maltiel et al.
patent: 4718041 (1988-05-01), Baglee et al.
patent: 4747072 (1988-05-01), Robinson et al.
patent: 4748439 (1988-05-01), Robinson et al.
patent: 4783649 (1988-11-01), Fuchs et al.
patent: 4833642 (1989-05-01), Ooi
patent: 4989180 (1991-01-01), Lipovski
David A. Hodges and Horace G. Jackson, Analysis and Design of Digital Integrated Circuits 2nd ed. (New York: McGraw-Hill Book Company), pp. 372-380, (1988).
Barry W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems (Reading, Mass.: Addison-Wesley Publishing Company), pp. 63-65), (1989).
Lipovski, G. J., "Architectural Features of CASSM: A Context Addressed Segment Sequential Memory", Proc. 5th ISCA, pp. 31-38, Apr. 3-5, 1978.
Bray, et al., "Data Base Computers", D. C. Heath & Co., pp. 106-120, 1979.
Fuchs, et al., "Developing Pixel-Planes, A Smart Memory-based Raster Graphics System", 1982 Conference on Advanced Research in VLSI, MIT, pp. 371-380, Jan. 27, 1982.
Robinson, I., "Chameleon: A Pattern Matching Memory System", Technical Report MPL-SAL-89-24, Hewlett Packard Co., Apr. 19, 1989.
Lipovski, G. J., "Dyanmic Associative Memory Chip", Dept. of Elec. and Computer Engr., Univ. of Tex., Austin, Texas, (Sep. 4, 1990).
Lee, C. Y. "Intercommunicating Cells, Basis for a Distributed Logic Computer", Proc. EJCC, pp. 130-136 (1962).
Batcher, Kenneth E., "The Flip Network in Staran", Proc. 1976 Int., Conference on Parallel Processing, 65-71 (Aug. 1976).
Slotnick, D. L., "Logic Per Track Devices", Advances in Computers, pp. 291-296 (1971).
Lineback, J. R., "SEEQ's 512-KBIT Flash EEPROMs Support In-System Programming on 12-V Supply" (1988).
Hitachi IC Memories Data Book, pp. 356-363 (Mar. 1987).
Hollaar, Lee A., "Text Retrival Computers", Computer, vol. 12, No. 3, pp. 40-52 (1979).
Bush, Vannevar, "As We May Think", Atlantic Monthly, p. 101 (Jul., 1947).
Crane, B. A. and Githens, J. A., "Bulk Processing in Distributed Logic Memory", IEEETC, vol. EC-14 pp. 186-196 (Apr. 1965).
Lee, C. Y. and Paull, M. C., "A Content Adddressable Distributed Logic Memory with Applications to Information Retrieval", Proc. IEEE, vol. 51, pp. 924-932 (Jun. 1963).
Board of Regents , The University of Texas System
Popek Joseph A.
LandOfFree
Dynamic associative memory with logic-in-refresh does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic associative memory with logic-in-refresh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic associative memory with logic-in-refresh will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-11131