Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2008-01-16
2011-10-11
Nguyen, Tanh (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S014000, C710S018000, C710S019000, C710S022000, C710S052000, C710S062000, C710S063000, C710S064000, C710S072000, C710S073000, C710S074000
Reexamination Certificate
active
08037221
ABSTRACT:
A method and apparatus for dynamic allocation of DMA buffers in the DRAM banks of an I/O adaptor. The method and apparatus determine the functional status of the adaptor, allocate critical, volatile DMA buffers in non-critical DRAM banks if the adaptor is fully functional, and allocate critical, volatile DMA buffers in critical DRAM banks if the adaptor is partially functional.
REFERENCES:
patent: 5307468 (1994-04-01), Schlage
patent: 5748877 (1998-05-01), Dollahite et al.
patent: 5951687 (1999-09-01), Chan et al.
patent: 6460136 (2002-10-01), Krohmer et al.
patent: 2003/0002477 (2003-01-01), Israel et al.
patent: 2005/0204189 (2005-09-01), Akiba
patent: 2005/0229042 (2005-10-01), Crowell et al.
Bakke Brian Eric
Norgaard Steven Paul
International Business Machines - Corporation
Nguyen Tanh
Rabin & Berdo PC
LandOfFree
Dynamic allocation of DMA buffers in input/output adaptors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic allocation of DMA buffers in input/output adaptors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic allocation of DMA buffers in input/output adaptors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4280846