Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2008-01-11
2011-12-20
Elmore, Stephen C (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S203000, C711S206000
Reexamination Certificate
active
08082405
ABSTRACT:
In an enhanced dynamic address translation facility a virtual address to be translated and an initial origin address of a translation table of the hierarchy of translation tables are used to access a segment table entry containing a format control field and an access validity field. If the format control field is enabled, the segment table entry further contains an access control field and a fetch protection field and a segment-frame absolute address. Fetch operations from the desired block of data are permitted if the program access key associated with the virtual address is equal to the segment access control field.
REFERENCES:
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4972338 (1990-11-01), Crawford et al.
patent: 4992936 (1991-02-01), Katada et al.
patent: 5008811 (1991-04-01), Scalzi et al.
patent: 5058003 (1991-10-01), White
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5574873 (1996-11-01), Davidian
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5790825 (1998-08-01), Traut
patent: 5845331 (1998-12-01), Carter et al.
patent: 6009261 (1999-12-01), Scalzi et al.
patent: RE37305 (2001-07-01), Chang et al.
patent: 6308255 (2001-10-01), Gorshek, IV et al.
patent: 6418522 (2002-07-01), Gaertner et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6574706 (2003-06-01), Sutherland et al.
patent: 7120746 (2006-10-01), Campbell et al.
patent: 7197601 (2007-03-01), Slegel et al.
patent: 7234037 (2007-06-01), Errickson et al.
patent: 2002/0129085 (2002-09-01), Kubala et al.
patent: 2003/0056082 (2003-03-01), Maxfield
patent: 2004/0024953 (2004-02-01), Babaian et al.
patent: 2004/0098719 (2004-05-01), Smith et al.
patent: 2004/0230758 (2004-11-01), Slegel et al.
patent: 2004/0230768 (2004-11-01), Slegel et al.
patent: 2004/0230976 (2004-11-01), Slegel et al.
patent: 2005/0154855 (2005-07-01), Harris et al.
patent: 2005/0268071 (2005-12-01), Blandy et al.
patent: 2005/0289246 (2005-12-01), Easton et al.
patent: 2006/0036824 (2006-02-01), Greiner et al.
patent: 2007/0016904 (2007-01-01), Adlung et al.
patent: 2007/0028072 (2007-02-01), Hennessy et al.
patent: 2007/0124557 (2007-05-01), Kanai
patent: 2009/0182964 (2009-07-01), Greiner et al.
patent: 2009/0182966 (2009-07-01), Greiner et al.
patent: 2009/0182971 (2009-07-01), Greiner et al.
patent: 2009/0182972 (2009-07-01), Greiner et al.
patent: 2009/0182973 (2009-07-01), Greiner et al.
patent: 2009/0182975 (2009-07-01), Greiner et al.
patent: 2009/0187724 (2009-07-01), Greiner et al.
patent: 2009/0187728 (2009-07-01), Greiner et al.
patent: 2009/0187732 (2009-07-01), Greiner et al.
patent: 2009/0193214 (2009-07-01), Greiner et al.
patent: 2009/0216992 (2009-08-01), Greiner et al.
patent: 2414842 (2005-12-01), None
IBM, z/Architecture Principles of Operation, Apr. 2007, Sixth Edition, 1218 pgs.
RW Marc and CE Schmaiz and RJ Shomler, Programmed Storage Utilization Measurement Technique, IBM Technical Disclosure Bulliten, Jun. 1973, Poughkeepsie NY.
JP Larner and RA Lassettre and ER Moore and BB Strickland, Channel Dat and Page Pinning for Block Unit Transfers, IBM Technical Disclosure Bulliten, Jul. 1980, Poughkeepsie NY.
JT Breslau and FC Greenstein and PG Rodell, Storage Key Protection At Object Level, IBM Technical Disclosure Bulliten, Dec. 1995, Cary NC.
IBM Corporation, “z/Architecture Principles of Operation”, XP002520423, Apr. 2007.
International Search Report and Written Opinion for PCT/EP2009/050050 dated Apr. 2, 2009.
International Search Report and Written Opinion for PCT/EP2009/050049 dated Apr. 7, 2009.
International Search Report and Written Opinion for PCT/EP2009/050048 dated Apr. 9, 2009.
International Search Report and Written Opinion for PCT/EP2009/050227 dated Apr. 15, 2009.
International Search Report and Written Opinion for PCT/EP2009/050051 dated Apr. 22, 2009.
International Search Report and Written Opinion for PCT/EP2009/050052 dated Apr. 23, 2009.
International Search Report and Written Opinion for PCT/EP2009/051864 dated May 27, 2009.
International Search Report and Written Opinion dated Apr. 2, 2009 for PCT/EP2009/050050.
“z-Architecture Principles of Operation, Chapter 3,” [on line], No. SA22-7832-06; Feb. 2008, XP002522211.
IBM System/370 Extended Architecture, Principles of Operation, Publication No. SA22-7085-1, Second Edition, Jan. 1987, 584 pages.
IBM, Power ISA, Version 2.03, Sep. 29, 2006, 850 pages.
The SPARC Architecture Manual, Version 9, 1994 SPARC International Inc., San Jose, CA, SAV09R1459912, ISBN: 0-13-825001-4, 399 pages.
Office Action, Date Mailed Aug. 12, 2010, U.S. Appl. No. 11/972,694, Greiner et al., filed Jan. 11, 2008.
Office Action, Date Mailed Aug. 18, 2010, U.S. Appl. No. 11/972,697, Greiner et al., filed Jan. 11, 2008.
Notice of Allowance, Date Mailed Feb. 7, 2011, U.S. Appl. No. 11/972,715, Greiner et al., filed Jan. 11, 2008.
Office Action, Date Mailed Jun. 23, 2010, U.S. Appl. No. 11/972,688, Greiner et al., filed Jan. 11, 2008.
Office Action, Date Mailed Sep. 1, 2010, U.S. Appl. No. 11/972,715, Greiner et al., filed Jan. 11, 2008.
Office Action, Date Mailed Sep. 2, 2010, U.S. Appl. No. 11/972,706, Greiner et al., filed Jan. 11, 2008.
Intel 64 and IA-32 Architectures Software Developer's Manual, vol. 3A: System Programming Guide, Part 1, 253668-036US, Sep. 2010, 842 pages, http://www.intel.com/Assets/PDF/manual/253668.pdf (hardcopy of manual submitted with U.S. Appl. No. 11/972,718 to Dan F. Greiner et al., filed Jan. 11, 2008).
Gainey, Jr. Charles W.
Greiner Dan F.
Heller Lisa C.
Osisek Damian L.
Pfeffer Erwin
Campbell John E.
Elmore Stephen C
Fleit Gibbons Gutman Bongini & Bianco
Giardino, Jr. Mark A
International Business Machines - Corporation
LandOfFree
Dynamic address translation with fetch protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic address translation with fetch protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic address translation with fetch protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4303481