Horology: time measuring systems or devices – Time interval – Electrical or electromechanical
Reexamination Certificate
2011-06-14
2011-06-14
Miska, Vit W (Department: 2833)
Horology: time measuring systems or devices
Time interval
Electrical or electromechanical
C327S175000, C327S271000, C327S284000
Reexamination Certificate
active
07961559
ABSTRACT:
A circuit and method for measuring duty cycle uncertainty in an on-chip global clock. A global clock is provided to a delay line at a local clock buffer. Delay line taps (inverter outputs) are inputs to a register that is clocked by the local clock buffer. The register captures clock edges, which are filtered to identify a single location for each edge. Imbalance in space between the edges indicated imbalance in duty cycle. Up/down signals are generated from any imbalance and passed to a phase locked loop to adjust the balance.
REFERENCES:
patent: 4443766 (1984-04-01), Belton, Jr.
patent: 4494021 (1985-01-01), Bell et al.
patent: 4841551 (1989-06-01), Avaneas
patent: 5199008 (1993-03-01), Lockhart et al.
patent: 5309035 (1994-05-01), Watson et al.
patent: 5309111 (1994-05-01), McNeely et al.
patent: 5684760 (1997-11-01), Hunter
patent: 5793709 (1998-08-01), Carley
patent: 5818797 (1998-10-01), Watanabe et al.
patent: 5936912 (1999-08-01), Kawabata et al.
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6006025 (1999-12-01), Cook et al.
patent: 6058496 (2000-05-01), Gillis et al.
patent: 6060928 (2000-05-01), Jun et al.
patent: 6111925 (2000-08-01), Chi
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6316979 (2001-11-01), Keeth
patent: 6437713 (2002-08-01), Lesea
patent: 6493653 (2002-12-01), Drinkard et al.
patent: 6501706 (2002-12-01), West
patent: 6504414 (2003-01-01), Saeki
patent: 6801070 (2004-10-01), Gomm et al.
patent: 6822925 (2004-11-01), Van De Graaff
patent: 6868047 (2005-03-01), Sartschev et al.
patent: 7034596 (2006-04-01), Andrews et al.
patent: 7106116 (2006-09-01), Yamada
patent: 7219269 (2007-05-01), Frisch
patent: 2003/0108137 (2003-06-01), Li et al.
patent: 2003/0120456 (2003-06-01), Watson et al.
patent: 2004/0049703 (2004-03-01), Maksimovic et al.
patent: 2006/0261869 (2006-11-01), Gomm et al.
Dixon Robert C.
Franch Robert L.
Restle Phillip J.
International Business Machines - Corporation
Law Office of Charles W. Patterson, Jr.
Miska Vit W
Verminski, Esq. Brian P.
LandOfFree
Duty cycle measurement circuit for measuring and maintaining... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duty cycle measurement circuit for measuring and maintaining..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty cycle measurement circuit for measuring and maintaining... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2647509