Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-09-27
2005-09-27
Thai, Luan (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S427000, C438S241000, C438S424000
Reexamination Certificate
active
06949801
ABSTRACT:
A method and apparatus for forming shallow and deep isolation trenches in a substrate so that the shallow and deep isolation trenches are aligned without mis-registration. The method includes forming a plurality of shallow trenches, covering a portion of the plurality of shallow trenches, then etching the uncovered shallow trenches to create deeper trenches.
REFERENCES:
patent: 5382541 (1995-01-01), Bajor et al.
patent: 5895253 (1999-04-01), Akram
patent: 6184107 (2001-02-01), Divakaruni et al.
patent: 6294423 (2001-09-01), Malik et al.
patent: 6297127 (2001-10-01), Chen et al.
patent: 6413835 (2002-07-01), Norstrom et al.
patent: 6461934 (2002-10-01), Nishida et al.
patent: 6649975 (2003-11-01), Baliga
patent: 2005/0020003 (2005-01-01), Johansson et al.
Lu Allen
Pangal Kiran
Parat Krishna
LandOfFree
Dual trench isolation using single critical lithographic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual trench isolation using single critical lithographic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual trench isolation using single critical lithographic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3382703