Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1983-12-02
1985-09-17
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
For complementary information
365205, 365203, G11C 1140
Patent
active
045424837
ABSTRACT:
The present invention relates to the inclusion of an additional sense amplifier (100) on each column of a dynamic random access memory (RAM). The second sense amplifier is located near the input/output (DQ) line and functions to increase the rate of discharge of the selected column pair (C.sub.n, C.sub.n) thereby improving the transfer of logic information from a selected memory cell (M) to the input/output line associated therewith. The second sense amplifier in the column of the selected memory cell is activated by the same pulse (CCDQ) which connects the selected column to the input/output line, where only the second sense amplifier associated with the accessed column is activated during a single read/write cycle.
REFERENCES:
patent: 4069475 (1978-01-01), Boettcher
patent: 4122549 (1978-10-01), Kinoshita
patent: 4141081 (1979-02-01), Horne et al.
patent: 4162416 (1979-07-01), Beecham et al.
patent: 4247917 (1981-01-01), Tsang et al.
patent: 4253163 (1981-02-01), Komoriya et al.
patent: 4255679 (1981-03-01), White, Jr. et al.
patent: 4274013 (1981-06-01), Clemons et al.
patent: 4286178 (1981-08-01), Rao et al.
patent: 4291392 (1981-09-01), Proebsting
patent: 4370737 (1983-01-01), Chan
"High Performance Sense Amplifier Circuit", IBM Tech. Discl. Bull., vol. 21, No. 2, S. E. Schuster, Jul. 1978.
"A High Performance Sense Amplifier . . . ", IEEE Journal of Solid-State Circuits, vol. SC-15, No. 5, J. J. Barnes et al., Oct. 1980.
"A 100ns 64K Dynamic RAM . . . ", 1981 IEEE International Solid-State Circuits Conference, S. S. Eaton et al., Feb. 1981.
"A New Sense Amplifier . . . ", International Electron Devices Meeting, 1981, T. Furuyama et al., Dec. 1981.
"On the Design of MOS Dynamic . . . ", IEEE Trans. on Circuits and Systems, vol. CAS-29, No. 7, N. N. Wang, Jul. 1982.
"An 8K.times.8 Dynamic RAM . . . ", IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, R. I. Kung et al., Oct. 1982.
AT&T Bell Laboratories
Koba Wendy W.
Popek Joseph A.
LandOfFree
Dual stage sense amplifier for dynamic random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual stage sense amplifier for dynamic random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual stage sense amplifier for dynamic random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373203