Dual rail time borrowing multiplexer

Details Dual rail time borrowing multiplexer Dual rail time borrowing multiplexer

2005-05-10

2005-05-10

Wamsley, Patrick (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C327S410000, C370S537000

Reexamination Certificate

active

06891400

ABSTRACT:
A Dual Rail Time Borrowing Multiplexer (DTBM) generates a dual rail output from a single rail input with a one gate equivalent delay using a negative set up time. In one embodiment, a multiplexer includes a cross-coupled differential domino circuit coupled to a transistor array and to a data input and an enable input through a first and second circuit. The multiplexer outputs a dual rail output corresponding to a selected data input with a one gate equivalent delay using a negative set up time.

REFERENCES:
patent: 5955912 (1999-09-01), Ko
patent: 6046606 (2000-04-01), Chu et al.
patent: 6072732 (2000-06-01), McClure
patent: 6201415 (2001-03-01), Manglore
patent: 6225826 (2001-05-01), Krishnamurthy et al.
patent: 6239620 (2001-05-01), Aoki et al.
patent: 6266757 (2001-07-01), Desai et al.
patent: 6366130 (2002-04-01), Podlesny et al.
patent: 6421758 (2002-07-01), Buti
patent: 6442055 (2002-08-01), Busch et al.
patent: 6526542 (2003-02-01), Kondratyev
patent: 6573755 (2003-06-01), Fletcher et al.
patent: 6819139 (2004-11-01), Kim
Bernstein et al., “High Speed CMOSDesign Styles.”; pp. 111-114; Kluwer Academic Publishers, 1999.

Affiliated with

Also associated with

Rating

Dual rail time borrowing multiplexer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual rail time borrowing multiplexer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual rail time borrowing multiplexer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3379050