Dual ported replicated data cache

Details Dual ported replicated data cache Dual ported replicated data cache

2006-06-30

2010-06-29

Baker, Stephen M (Department: 2112)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S805000

Reexamination Certificate

active

07747896

ABSTRACT:
A dual ported replicated data cache. The cache is configured for storing input data blocks. The cache includes an augmenter for producing an augmented data block with parity information from the input data block, a first memory array for storing the augmented data block, and a second memory array for storing the augmented data block.

REFERENCES:
patent: 5359557 (1994-10-01), Aipperspach et al.
patent: 5784548 (1998-07-01), Liong et al.
patent: 5916314 (1999-06-01), Berg et al.
patent: 6496940 (2002-12-01), Horst et al.
patent: 7340555 (2008-03-01), Ashmore et al.
patent: 7409600 (2008-08-01), Azevedo et al.
patent: 7441081 (2008-10-01), Humlicek
patent: 7444541 (2008-10-01), Lubbers et al.

Affiliated with

Also associated with

Rating

Dual ported replicated data cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual ported replicated data cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual ported replicated data cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4225186