Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2001-04-10
2002-05-28
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S049130, C365S189040
Reexamination Certificate
active
06396749
ABSTRACT:
BACKGROUND
The present invention relates generally to semiconductor memory devices. More particularly, the present invention relates to dual-ported content addressable memories for a simultaneous operation flash memory.
Flash random access memory (RAM), more commonly known as flash memory, is a form of non-volatile storage that uses a memory cell design with a floating gate. High voltages are applied to the memory cell inputs to program or store charge on the floating gate or to erase or remove charge from the floating gate. Programming occurs by hot electron transfer to place charge on the floating gate while erasure makes use of Fowler-Nordheim tunneling in which electrons pierce a thin dielectric material, reducing the amount of electronic charge on the floating gate. Erasing a cell sets the logical value of the cell to “1” while programming the cell sets the logical value to “0”. Aside from programming or erasing operations, a flash memory operates similarly to a randomly accessible read only memory (ROM). Conventionally, a flash memory chip, including the flash memory storage cells and support logic/circuitry, is made by fabricating layers of semiconductor material and interconnect layers of polysilicon and first and second metal layers onto a substrate. It will be appreciated that there are numerous integrated circuit fabrication techniques, involving more or fewer layers, which are applicable herein.
Redundant core cell arrays are utilized to substitute for inoperative memory core cells of primary or regular arrays. Content addressable memory (CAM) circuitry may be utilized to assist in redundancy substitution. Redundancy CAM cells store information regarding the locations of inoperative memory cells so that redundant arrays of memory cells may be used to substitute for the inoperative memory cells of the primary arrays.
Typically, the arrays of memory cells are tested by the manufacturer for performance and accuracy prior to utilization by a customer or user. The redundancy CAM cells are erased and programmed with the locations of inoperative memory cells as appropriate following the testing stage.
Newer technologies, such as simultaneous read and write operation flash memories, present opportunities for the redesign of CAM circuitries and architectures to meet increasing standards of system performance, and device density. It would be desirable to implement a more efficient redundancy CAM circuitry and architecture in a flash memory.
REFERENCES:
patent: 5579265 (1996-11-01), Devin
patent: 6307787 (2001-10-01), Al-Shamma et al.
patent: 6317349 (2001-11-01), Wong
Al-Shamma Ali
Cleveland Lee
Advanced Micro Devices , Inc.
Nguyen Tan T.
Wagner , Murabito & Hao LLP
LandOfFree
Dual-ported CAMs for a simultaneous operation flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-ported CAMs for a simultaneous operation flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-ported CAMs for a simultaneous operation flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2861969