Static information storage and retrieval – Read/write circuit – Serial read/write
Patent
1991-11-18
1994-07-05
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Serial read/write
36518905, 365220, 36523005, G11C 700, G11C 800
Patent
active
053273869
ABSTRACT:
A dual port memory is disclosed capable of serial data reading and writing between a memory array including a memory cell formed by one MOS transistor and one capacitor and a single data input/output line. A flipflop and a sense amplifier are provided corresponding to each memory cell column of the memory array. Each flipflop includes a first inverter having a large drive capability and a second inverter having a small drive capability, connected to the input end and the output end of each other. The input end of the first inverter is connected to the corresponding sense amplifier via a single MOS transistor. The output ends of the firs and second inverters are connected to the data input/output line via first and second MOS transistors, respectively. At the time of data reading from the memory array to the data input/output line, the single MOS transistor and the first MOS transistor conduct. At the time of data writing from the data input/output line to the memory array, the single MOS transistor and the second MOS transistor conduct. Accordingly, the first inverter implements a transfer path of the stored data of the memory array from the sense amplifier to the data input/output line. The second inverter implements a transfer path of an external data from the data input/output line to the sense amplifier.
REFERENCES:
patent: 4680491 (1987-07-01), Yokouchi et al.
patent: 4740922 (1988-04-01), Ogawa
patent: 4758987 (1988-07-01), Sakui
patent: 4831590 (1989-05-01), Ichinose
patent: 4873665 (1989-10-01), Jiang et al.
patent: 4964081 (1990-10-01), Birrittella et al.
patent: 4995003 (1991-02-01), Watanabe et al.
patent: 5040146 (1991-08-01), Mattausch et al.
patent: 5065363 (1991-11-01), Sato et al.
patent: 5088062 (1992-01-01), Shikata
patent: 5146428 (1992-09-01), Tanimura
Dinh Son
LaRoche Eugene R.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Dual port semiconductor memory device with high speed data trans does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port semiconductor memory device with high speed data trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port semiconductor memory device with high speed data trans will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-801552