Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1992-10-05
1994-06-28
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Bad bit
36523005, 36523006, G11C 800
Patent
active
053253329
ABSTRACT:
A dual-port RAM according to the present invention includes means responsive to a first control signal for determining at an input of a counter whether or not a redundancy substitution is required during a time period for which a serial read out is performed, outputting a result of the determination as a second control signal and holding the second control signal. Therefore, the determination of necessity of redundancy substitution can be performed at a timing prior to the conventional serial read by one serial read cycle. Further, since there are a plurality of read data buses provided, an interleave read out becomes possible. Therefore, a time from the determination of necessity of substitution to the redundancy circuit to an execution of substitution is also shortened by one serial read cycle, resulting in a speed up of the serial read.
REFERENCES:
patent: 4633441 (1986-12-01), Ishimoto
patent: 4870621 (1989-09-01), Nakada
patent: 4989181 (1991-01-01), Harada
patent: 5115413 (1992-05-01), Sato et al.
LaRoche Eugene R.
NEC Corporation
Niranjan F.
LandOfFree
Dual port semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381943