Static information storage and retrieval – Read/write circuit
Patent
1994-12-23
1996-08-06
Lane, Jack A.
Static information storage and retrieval
Read/write circuit
365154, 36518905, 36523003, 36523005, G11C 700
Patent
active
055440932
ABSTRACT:
A plurality of bit line pairs are divided into plural bit line groups. Each of the bit line groups comprises two bit line pairs. The two bit line pairs are respectively connected to a common sense amplifier through transistors. The two bit line pairs are respectively connected to a common data register via transistors. Either one of the two bit line pairs is connected to the sense amplifier by a switching signal. In addition, either one of the two bit line pairs is connected to the data register by a data transfer signal. One of the two bit line pairs in one of bit line groups and one of the two bit line pairs in the remaining bit line groups constitute a block. The other of the two bit line pairs in one of bit line groups and the other of the two bit line pairs in the remaining bit line groups constitute another block. A block operation can thus be divisionally carried out.
REFERENCES:
patent: 4347587 (1982-08-01), Rao
patent: 4616310 (1986-10-01), Dill et al.
patent: 4701887 (1987-10-01), Ogawa
patent: 4729119 (1988-03-01), Dennisons et al.
patent: 4731758 (1988-03-01), Lam et al.
patent: 4757477 (1988-07-01), Nagayama et al.
patent: 4769789 (1988-09-01), Noguchi et al.
patent: 4773048 (1988-09-01), Kai
patent: 4796222 (1989-01-01), Aichelmann, Jr. et al.
patent: 4855957 (1989-08-01), Nogami
patent: 4855959 (1989-08-01), Kobayashi
patent: 4872142 (1989-10-01), Hannai
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4891794 (1990-01-01), Hash et al.
patent: 4937788 (1990-06-01), Harada
patent: 4943947 (1990-07-01), Kobayashi
patent: 5138705 (1992-08-01), Lo et al.
J. Nicoud "Video RAMs: Structure and Applications", IEEE Micro Magazine (Feb. 1988), pp. 8-27.
K. Itoh and K. Kimura "Power supply constrainings in megabit DRAMs of the future", Revue de Physique Appliquee (Jan. 1987), pp. 15-19.
Lane Jack A.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Dual port multiple block memory capable of time divisional opera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port multiple block memory capable of time divisional opera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port multiple block memory capable of time divisional opera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196880