Dual port memory system

Details Dual port memory system Dual port memory system

1990-06-06

1992-05-19

Bowler, Alyssa H.

Static information storage and retrieval

Read/write circuit

36523005, 36518904, 36518902, G11C 700, G11C 11407, G11C 11409

Patent

active

051154110

ABSTRACT:
A system comprising a memory for transferring m data bytes at a time, first and second busses each having a width of less than m data bytes, first parallel m byte wide read and write registers connected between the first bus and the memory and second parallel m byte wide read and write registers connected between the second bus and the memory.

REFERENCES:
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4309754 (1982-01-01), Dinwiddle, Jr.
patent: 4371932 (1983-02-01), Dinwiddle, Jr. et al.
patent: 4604683 (1986-08-01), Russ et al.
patent: 4656614 (1987-04-01), Suzuki
patent: 4796232 (1989-01-01), House
patent: 4815038 (1987-03-01), Scharrer et al.
patent: 4833649 (1989-05-01), Greub
patent: 4868784 (1989-09-01), Marshall et al.
patent: 4888741 (1989-12-01), Malinowski
patent: 4893279 (1990-01-01), Rahman et al.
patent: 4933909 (1990-06-01), Cushing et al.
patent: 4937781 (1990-06-01), Lee et al.
patent: 4967398 (1990-10-01), Jamoua et al.

Affiliated with

Also associated with

Rating

Dual port memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual port memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2419873