Static information storage and retrieval – Addressing – Multiple port access
Patent
1992-06-29
1994-06-14
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Multiple port access
36518912, 365221, 36523006, 365240, G11C 1300
Patent
active
053216652
ABSTRACT:
A data processing system includes a video random access memory with a serial register having a serial register tap addressing arrangement wherein tap addresses are decoded from column address factors and are applied to data gates associated stages of the serial register accessing data from the serial register stages. A decoder responds to a code word and generates a stages select signal that controls the data gates between the serial register stages and data lines. A plurality of code word gates, interposed in the decoder inputs and responsive to a control pulse, enable the stages select signal only while the control pulse is active. By thus limiting the decoder input to pulsed code words, sequential bit interference and inadvertent bit overwriting are avoided. An equalizer circuit, connected with each data line, equalizes the potential on the data lines before the accessed data bit is applied to the selected data line.
REFERENCES:
patent: 5018110 (1991-05-01), Sugiyama et al.
patent: 5042014 (1991-08-01), Pinkham et al.
patent: 5117388 (1992-05-01), Nakano et al.
Balistreri Anthony M.
Guillemaud Andre J.
Donaldson Richard L.
Havill Richard B.
LaRoche Eugene R.
Texas Instruments Incorporated
Yoo Do Hyun
LandOfFree
Dual-port memory having a serial register accessing arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-port memory having a serial register accessing arrangement , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port memory having a serial register accessing arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254586