Static information storage and retrieval – Addressing – Multiple port access
Patent
1994-04-06
1995-10-31
Nelms, David C.
Static information storage and retrieval
Addressing
Multiple port access
36518912, 365240, 36523009, G11C 800
Patent
active
054635918
ABSTRACT:
A dual port memory has a plurality of memory cell arrays. Plural bit lines for one word are divided into k groups each including m bit lines, and k data busses are commonly provided for all of the memory cell arrays. Bit selecting circuits control data transfer between the data busses and the memory cell arrays. A shift register circuit includes a plurality of partial shift registers which are serially connected with each other and each of which includes serially connected registers corresponding to the data busses. The shift register circuit carries out parallel data transfer between the data busses and each of the partial shift registers, and serial data transfer between one of the partial shift registers and an outside circuit. A dual port memory is provided in which the number of circuit elements and the surface size of memory chips can be reduced while maintaining a high speed of operation.
REFERENCES:
patent: 5249165 (1993-09-01), Toda
patent: 5260905 (1993-11-01), Mori
S. Ishimoto et al., "A 256K Dual Port Memory", 1985 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 38-39.
Aimoto Yoshiharu
Sugibayashi Tadahiko
Le Vu A.
NEC Corporation
Nelms David C.
LandOfFree
Dual port memory having a plurality of memory cell arrays for a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port memory having a plurality of memory cell arrays for a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory having a plurality of memory cell arrays for a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1778907