Dual port memory core cell architecture with matched bit...

Active solid-state devices (e.g. – transistors – solid-state diode – Fet configuration adapted for use as static memory cell

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S904000

Reexamination Certificate

active

07002258

ABSTRACT:
A Static Random Access Memory (SRAM) dual port memory with an improved core cell design having internally matched capacitances and decreased bit line capacitance is disclosed. The core cell is fabricated on a substrate divided into three approximately equal columns of different substrate materials. In a preferred embodiment, the memory cell is fabricated on a central p-type column that in turn is sandwiched between two n-type columns. The three-column substrate architecture permits reduced bit line height, with an accompanying reduction in bit line capacitance, which increases the speed at which the core cell can operate. The architecture also permits separating the core cell's bitline and complement bitline, reducing capacitive coupling between these lines and increasing the core cell's operating speed. The architecture further permits better matching of internal node capacitances.

REFERENCES:
patent: 5843816 (1998-12-01), Liaw et al.
patent: 6573166 (2003-06-01), Chen
patent: 6621125 (2003-09-01), Wang
patent: 6657243 (2003-12-01), Kumagai et al.
Stanley Wolf,Silicon Processing for theVLSI area vol. 3, Press (1995) p. 137.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual port memory core cell architecture with matched bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual port memory core cell architecture with matched bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory core cell architecture with matched bit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3711228

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.