Dual port memory apparatus operating a low voltage to maintain l

Details Dual port memory apparatus operating a low voltage to maintain l Dual port memory apparatus operating a low voltage to maintain l

1998-03-18

1999-03-09

Le, Vu A.

Static information storage and retrieval

Systems using particular element

Flip-flop

365203, G11C 700

Patent

active

058809902

ABSTRACT:
A semiconductor memory apparatus able to operate at a low voltage and thus preventing an increase of the operating current during charging and discharging. NMOS transistors are connected to the power supply line and bit lines, and the gates thereof are connected to a precharge signal supply line. PMOS transistors are connected to the connection points of the bit lines and sense amplifiers and the supply line of the power supply voltage. The gates thereof are connected to the precharge signal supply line through inverters. Transfer gates are connected to the connection points of the bit lines and the NMOS transistors. The gates thereof are connected to the column switch signal supply line. Only one bit line of the selected column is precharged to the power supply voltage level. The other bit lines are held at the predetermined low potential.

REFERENCES:
patent: 4447894 (1984-05-01), Imamura
patent: 4768172 (1988-08-01), Sasaki
patent: 4856106 (1989-08-01), Teraoka
patent: 4984201 (1991-01-01), Sato et al.

Affiliated with

Also associated with

Rating

Dual port memory apparatus operating a low voltage to maintain l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual port memory apparatus operating a low voltage to maintain l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory apparatus operating a low voltage to maintain l will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1327930