Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1982-05-13
1985-09-10
Thomas, James D.
Static information storage and retrieval
Read/write circuit
For complementary information
365154, 365156, 365189, 371 63, 364900, G11C 700, G11C 1140
Patent
active
045410763
ABSTRACT:
A CMOS static RAM and CMOS logic gate array are combined on a single substrate to form a new CMOS logic masterslice. The RAM includes dual port capability whereby two independent address and data paths access a common memory cell. The logic gate array includes a large number of logic blocks that may be selectively customized to provide system needed logic functions. Two metal interconnect layers are employed to provide the desired interconnections between the RAM and gate array elements. In a preferred embodiment, the masterslice contains a 128.times.9 dual port static RAM, 586 blocks of gate array logic (each block being the equivalent of two-2 input logic gates), 96 I/O pads, and 8 power pads. In this embodiment, the masterslice may be realized on a substrate having a size of approximately 5.8 mm by 6.05 mm, and exhibiting typical address access times of 20 ns and write pulse widths of less than 15 ns.
REFERENCES:
patent: 3641511 (1972-02-01), Cricchi
patent: 4125877 (1978-11-01), Reinert
patent: 4153942 (1979-05-01), Gregory
patent: 4287575 (1981-09-01), Eardley et al.
patent: 4300195 (1981-11-01), Raghunathan et al.
patent: 4356504 (1982-10-01), Tozun
patent: 4371932 (1983-02-01), Dinwiddie
patent: 4372464 (1983-02-01), Otten
patent: 4395765 (1983-07-01), Moffitt et al.
patent: 4402067 (1983-08-01), Moss et al.
patent: 4410964 (1983-10-01), Nordling et al.
patent: 4412312 (1983-10-01), Berger et al.
patent: 4443846 (1984-04-01), Adcock
patent: 4491937 (1985-01-01), Chan
patent: 4501003 (1985-02-01), Miller
Bowers Stephen G.
Cabiedes Anthony
Trueblood Tim B.
Gold Bryant R.
Storage Technology Corporation
Thomas James D.
Williams Jr. Archie E.
Young James R.
LandOfFree
Dual port CMOS random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port CMOS random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port CMOS random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1432421