Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1992-12-04
1994-10-25
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
36523001, 36518901, 36523005, 36523008, G11C 1140
Patent
active
053595572
ABSTRACT:
A method and system in a data processing system for providing a dual-port memory device having redundant data stored in multiple memory arrays. A first set of data and address latches, coupled to a first data port, are provided for storing data and address information. A second set of data and address latches, coupled to a second data port, are provided for storing data and address information. Each data port is coupled to a memory array. After an external memory access period, a cross-write circuit performs an internal cross-write operation by writing data into a second memory array in response to data previously written to a first memory array and stored in the first set of data and address latches, and writing data into a first memory array in response to data previously written to a second memory array and stored in the second set of data and address latches, wherein a redundant copy of data written to either the first or second memory arrays is created.
REFERENCES:
patent: 4008460 (1977-02-01), Bryant et al.
patent: 4410964 (1983-10-01), Nordling et al.
patent: 4587637 (1986-05-01), Ishizuka
patent: 4616310 (1986-10-01), Dill et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4893279 (1990-01-01), Rahman et al.
patent: 4958326 (1990-09-01), Sakurai
patent: 4975882 (1990-12-01), Kuo et al.
patent: 5031146 (1991-07-01), Umina et al.
patent: 5175839 (1992-12-01), Ikeda et al.
IBM Technical Disc. Bulletin vol. 31 No. 3, Aug. 1988, "Error Correction Technique Which Increases Memory Bandwidth and Reduces Access Penalties".
Aipperspach Anthony G.
Cox Dennis T.
Anglin J. Michael
Dillon Andrew J.
International Business Machines - Corporation
Nguyen Viet Q.
Terry L. Bruce
LandOfFree
Dual-port array with storage redundancy having a cross-write ope does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-port array with storage redundancy having a cross-write ope, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port array with storage redundancy having a cross-write ope will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-140669