Dual-loop spread-spectrum clock generator with master PLL and sl

Details Dual-loop spread-spectrum clock generator with master PLL and sl Dual-loop spread-spectrum clock generator with master PLL and sl

1997-12-15

1999-08-24

Chin, Stephan

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375200, 375375, H03D 324

Patent

active

059433825

ABSTRACT:
A clock generator produces a frequency-modulated clock. A master phase-locked loop (PLL) includes a voltage summer that outputs a voltage to a voltage-controlled oscillator (VCO). The voltage to the VCO determines the frequency of the clock generated. A modulated voltage is subtracted by the voltage summer to produce voltage and thus frequency modulations. This modulated voltage is produced by a second loop that operates as a slave to the master PLL. The slave loop is a voltage-locked loop. The peak amplitude of the modulated voltage is locked to a control voltage of the master PLL. The control voltage is a stable voltage input to the voltage summer that is generated by phase comparisons of the output clock to a reference clock. To overcome the problem of locking to the modulating output clock, phase comparison is performed only at the same point in the modulation cycle, at the beginning of each modulation cycle. Thus modulations do not affect phase comparisons. The modulated voltage is generated by a waveform generator in the slave loop. The waveform generator is controlled by a feedback divider that also controls when phase comparison is performed. The amplitude of the waveform is adjusted to track the control voltage of the master PLL by comparing the control voltage to the modulated voltage, but only at the beginning of the modulation cycle. The modulation amplitude is kept constant over different supply voltages, ambient temperatures, and process corners.

REFERENCES:
patent: 4574243 (1986-03-01), Levine
patent: 5072298 (1991-12-01), Sumiyoshi
patent: 5113152 (1992-05-01), Norimatsu
patent: 5144156 (1992-09-01), Kawasaki
patent: 5166641 (1992-11-01), Davis et al.
patent: 5329250 (1994-07-01), Imaizumi et al.
patent: 5334953 (1994-08-01), Mijuskovic
patent: 5446416 (1995-08-01), Lin et al.
patent: 5488627 (1996-01-01), Hardin et al.
patent: 5491458 (1996-02-01), McCune, Jr. et al.
patent: 5506545 (1996-04-01), Andrea
patent: 5521947 (1996-05-01), Madsen
patent: 5610558 (1997-03-01), Mittel et al.
patent: 5610955 (1997-03-01), Bland
patent: 5614855 (1997-03-01), Lee et al.
patent: 5631920 (1997-05-01), Hardin
patent: 5659587 (1997-08-01), Knierim
patent: 5675291 (1997-10-01), Sudjian
Hardin et al., "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions," Proceedings of IEEE International Symposium on Electromagnetic Compatibility, pp. 227-231, Apr. 4, 1994.
Clark et al., "Application of a PLL and All Noise Reduction Process in Optical Sensing Systems," IEEE Transactions on Industrial Electronics, pp. 136-138, Feb. 1994.
Dussarrat et al., "A New Demodulation Process to Reduce Cochannel Interference for a laser Vibrometer Sensing System," Proceedings of the SPIE, vol. 3411, pp. 2-13, Jun. 1998.

Affiliated with

Also associated with

Rating

Dual-loop spread-spectrum clock generator with master PLL and sl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-loop spread-spectrum clock generator with master PLL and sl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-loop spread-spectrum clock generator with master PLL and sl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-474011