Dual-loop clock and data recovery for serial data communication

Details Dual-loop clock and data recovery for serial data communication Dual-loop clock and data recovery for serial data communication

1997-08-22

2001-04-10

Chin, Stephen (Department: 2634)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S326000

Reexamination Certificate

active

06215835

ABSTRACT:

FIELD OF THE INVENTION
This invention is in the field of serial data communications and, more specifically, relates to methods and apparatus for clock and data recovery in a serial receiver circuit.
BACKGROUND OF THE INVENTION
In serial data communications, a clock signal is recovered from an incoming stream of serial data. The recovered clock signal must be synchronized to the incoming data. The recovered clock signal can then be used for clocking or “retiming” the incoming data. Clock and data recovery circuits known in prior art use a phase-lock loop circuit to generate the recovered clock signal. Prior art circuits, however, tend to drift when there are few transitions in the incoming data stream. Transitions, or “edges” are essential to adjusting the clock phase to synchronize to the incoming data. For this reason, most systems require at least a minimum density of transitions in the data. One way to ensure sufficient transitions is to encode the serial data, for example using the 8b/10b encoding as specified in the Fibre Channel protocol. Such encoding is expensive in that it requires extra encoding circuitry at the transmission end, and conversely decoding circuitry at the receiver. More importantly, such encoding exacts a substantial penalty in bandwidth. What is needed is improved methods and apparatus for serial data and clock recovery in high-speed serial data communication systems.
Accordingly, one object of the present invention is to improve stability and reliability of data and clock recovery in high-speed serial data communication systems.
Another object of the invention is to reduce dependence upon transitions in the serial data stream for clock recovery.
A further object is to increase effective bandwidth of a serial channel by relaxing special data encoding requirements.
A still further object is to provide an improved clock and data recovery circuit for use in a semiconductor integrated circuit serial communications channel.
The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment which proceeds with reference to the appended drawings.


REFERENCES:
patent: 4577241 (1986-03-01), Wilkinson
patent: 5353313 (1994-10-01), Honea
patent: 5432827 (1995-07-01), Mader
patent: 5495233 (1996-02-01), Kawashima et al.
patent: 5559833 (1996-09-01), Hayet
patent: 5761255 (1998-06-01), Shi
Vitesse Semiconductor Corporation,VSC7125 Data Sheet(1.0625 Gbits/sec Fibre Channel Transceiver, not dated, pp. 1-16.

Affiliated with

Also associated with

Rating

Dual-loop clock and data recovery for serial data communication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-loop clock and data recovery for serial data communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-loop clock and data recovery for serial data communication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2527237