Dual level wordline clamp for reduced memory cell current

Details Dual level wordline clamp for reduced memory cell current Dual level wordline clamp for reduced memory cell current

1996-12-18

1999-01-26

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Including signal clamping

36518909, 36518911, G11C 11401

Patent

active

058645071

ABSTRACT:
The present invention concerns a method and apparatus for providing a dual level wordline clamp for use in a memory array. During a write operation, the clamp is at a level that ensures that a proper write margin is maintained. During a read operation, the clamp produces a lower level that reduces the overall current consumption of the circuit. During a write operation, the clamp also reduces the overall current consumption of the circuit. The present invention does not require complex reference circuits and, as a result, presents a minimal impact on die size.

REFERENCES:
patent: 4074237 (1978-02-01), Spampinato
patent: 4156941 (1979-05-01), Homa et al.
patent: 4935649 (1990-06-01), Bloker
patent: 5132936 (1992-07-01), Keswick et al.
patent: 5287307 (1994-02-01), Fukuda et al.
patent: 5333122 (1994-07-01), Ninomiya
patent: 5362997 (1994-11-01), Bloker

Affiliated with

Also associated with

Rating

Dual level wordline clamp for reduced memory cell current does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual level wordline clamp for reduced memory cell current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual level wordline clamp for reduced memory cell current will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1454952