Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1997-11-14
2000-02-01
Pan, Daniel H.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712209, 712 23, G06F 930, G06F 940, G06F 941, G06F 9455
Patent
active
060214848
ABSTRACT:
A system and method for executing CISC instructions in a RISC environment are disclosed. A mapper/interface circuit receives CISC instructions which can be from an x86 instruction set, translates them into compatible RISC instructions and forwards them to a RISC microprocessor for execution. The interface circuit is separate from the RISC microprocessor resulting in off-chip hardware translation which improves microprocessor efficiency and simplifies processor and hardware development. The instructions can be translated in groups which are defined by boundaries in the CISC instructions. One group of instructions can be forwarded to the microprocessor for execution while a subsequent group is simultaneously translated. The plug-in mapper/interface circuitry of the invention is plug compatible with an x86 processor such that the circuitry of the invention can be plugged into a standard x86 socket in a standard x86 mother board. Since standard commercially available components can be used as the host, considerable cost savings in system development and manufacture are realized.
REFERENCES:
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5598546 (1997-01-01), Blomgren
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5666497 (1997-09-01), Milhaupt et al.
Christy, Peter "IA-.GAMMA.and Merced--What and Why?" Microdesign Resources, Dec. 30, 1996, Microprocessor Report, pp. 17-19.
Gwennap, Linley, "First Merced Patent Surfaces", Microdesign Resources, Mar. 31, 1996, Microprocessor Report, pp. 16-18.
Pan Daniel H.
Samsung Electronics Co,. Ltd.
LandOfFree
Dual instruction set architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual instruction set architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual instruction set architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946211