Dual I/O logic for high voltage CMOS circuit using low voltage C

Details Dual I/O logic for high voltage CMOS circuit using low voltage C Dual I/O logic for high voltage CMOS circuit using low voltage C

1996-01-29

1997-02-18

Hudspeth, David R.

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 21, 326121, H03K 19003

Patent

active

056044496

ABSTRACT:
CMOS transistor logic circuitry is permitted to operate at higher power supply voltages while retaining lower voltage processing geometries by providing each input signal as dual input signals that track each other within two different voltage ranges. A shield voltage is provided approximately midway between the uppermost and lowermost power supply voltages. The first input signal ranges between the lowermost power supply voltage and the shield voltage, and the second input signal ranges between the shield voltage and the uppermost power supply voltage. The first and second input signals drive the gates of n-channel and p-channel CMOS switching transistors, respectively, the drain terminals of which are coupled to first and second output terminals, respectively. N-channel and p-channel shield transistors are connected in series between the first and second output terminals, and have their gate terminals coupled to the shield voltage.

REFERENCES:
patent: 4429237 (1984-01-01), Cranford, Jr. et al.
patent: 4490627 (1984-12-01), Barlow et al.
patent: 4575721 (1986-03-01), DelGrange et al.
patent: 4636784 (1987-01-01), DelGrange et al.
patent: 4689504 (1987-08-01), Raghunathan et al.
patent: 4704547 (1987-11-01), Kirsch
patent: 4740713 (1988-04-01), Sakurai et al.
patent: 4955696 (1990-09-01), Taniguchi et al.
patent: 4956569 (1990-09-01), Olivo et al.
patent: 5057715 (1991-10-01), Larsen et al.
patent: 5120991 (1992-06-01), Takahashi
patent: 5170155 (1992-12-01), Plus et al.
patent: 5457420 (1995-10-01), Asada
patent: 5465054 (1995-11-01), Erhart
patent: 5495185 (1996-02-01), Goto
patent: 5504450 (1996-04-01), McPartland
patent: 5539334 (1996-07-01), Clapp, III et al.

Affiliated with

Also associated with

Rating

Dual I/O logic for high voltage CMOS circuit using low voltage C does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual I/O logic for high voltage CMOS circuit using low voltage C, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual I/O logic for high voltage CMOS circuit using low voltage C will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1604631