Dual-differential-pair emitter-coupled logic complementary-outpu

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Bipolar transistor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 18, H03K 19086, H03K 19013

Patent

active

057810354

ABSTRACT:
A complementary-output vertically-stacked ECL gate circuit is disclosed which is low in power dissipation and fast in operation. The ECL gate circuit has a dual differential pair circuit arrangement provided with a pair of complementary outputs and an active pull-down circuit at each of the outputs. This arrangement allows complementary currents to flow through current switching circuits for the respective differential pair circuits and thus provides complementary outputs with built-in active pull-down circuits.

REFERENCES:
patent: 4347446 (1982-08-01), Price
patent: 5381057 (1995-01-01), Kuroda et al.
patent: 5514984 (1996-05-01), Nakamura
"Capacitor-Free Level-Sensitive Active Pull-Down ECL Circuit with Self-Adjusting Driving Capability," Tadahiro Kuroda, et al. IEEE Journal Of Solid-State Circuits, vol. 31, No. 6. Jun. 1996; pp. 819-827.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual-differential-pair emitter-coupled logic complementary-outpu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-differential-pair emitter-coupled logic complementary-outpu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-differential-pair emitter-coupled logic complementary-outpu will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1885794

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.