Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2008-06-17
2008-06-17
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S618000, C438S675000, C438S597000, C438S637000, C257SE21579
Reexamination Certificate
active
07387961
ABSTRACT:
A dual damascene structure with improved profiles and reduced defects and method of forming the same, the method including forming a first dielectric over a conductive area; forming a first dielectric insulator over the first dielectric; forming a first opening in the first dielectric insulator; lining the opening with a second dielectric; forming a second dielectric insulator over the first dielectric insulator; forming a second opening in the second dielectric insulator overlying and communicating with the first opening; and, filling the first and second openings with a conductive material to electrically communicate with the conductive area.
REFERENCES:
patent: 6140220 (2000-10-01), Lin
patent: 6878615 (2005-04-01), Tsai et al.
Huang Alex
Liu Kun-Szu
Tseng Uway
Fourson George
Parker John M
Taiwan Semiconductor Manufacturing Co. Ltd
Tung and Associates
LandOfFree
Dual damascene with via liner does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene with via liner, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene with via liner will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2815276