Dual damascene trench formation to avoid low-K dielectric...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S633000, C438S637000, C438S780000, C257SE21579, C257SE21024

Reexamination Certificate

active

10882058

ABSTRACT:
A method for forming a dual damascene including providing a first dielectric insulating layer including a via opening; forming an organic dielectric layer over the first IMD layer to include filling the via opening; forming a hardmask layer over the organic dielectric layer; photolithographically patterning and dry etching the hardmask layer and organic dielectric layer to leave a dummy portion overlying the via opening; forming an oxide liner over the dummy portion; forming a second dielectric insulating layer over the oxide liner to surround the dummy portion; planarizing the second dielectric insulating layer to expose the upper portion of the dummy portion; and, removing the organic dielectric layer to form a dual damascene opening including the oxide liner lining trench line portion sidewalls.

REFERENCES:
patent: 6924221 (2005-08-01), Shen
patent: 2004/0002210 (2004-01-01), Goldberg et al.
patent: 2004/0018721 (2004-01-01), Kim et al.
patent: 2004/0175934 (2004-09-01), America et al.
patent: 2005/0106856 (2005-05-01), Chen et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual damascene trench formation to avoid low-K dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual damascene trench formation to avoid low-K dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene trench formation to avoid low-K dielectric... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3819629

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.