Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-10-24
2006-10-24
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S618000
Reexamination Certificate
active
07125792
ABSTRACT:
A dual damascene structure and method of fabrication thereof. An insulating layer comprises a first dielectric material and a second dielectric material, the second dielectric material being different from the first dielectric material. First conductive regions having a first pattern are formed in the first dielectric material, and second conductive regions having a second pattern are formed in the second dielectric material, the second pattern being different from the first pattern. One of the first dielectric material and the second dielectric material comprises an organic material, and the other dielectric material comprises an inorganic material. One of the first and second dielectric materials is etchable selective to the other dielectric material. A method of cleaning a semiconductor wafer processing chamber while a wafer remains residing within the chamber is also disclosed.
REFERENCES:
patent: 6071809 (2000-06-01), Zhao
patent: 6197123 (2001-03-01), Poag et al.
patent: 6479380 (2002-11-01), Furusawa et al.
patent: 6599830 (2003-07-01), Furusawa et al.
patent: 6605874 (2003-08-01), Leu et al.
patent: 6759321 (2004-07-01), Babich et al.
patent: 6787875 (2004-09-01), Brennan et al.
patent: 2002/0074312 (2002-06-01), Ou-Yang et al.
patent: 2002/0164889 (2002-11-01), Tsai et al.
patent: 2003/0044725 (2003-03-01), Hsue et al.
patent: 2003/0054656 (2003-03-01), Soda
patent: 2003/0119307 (2003-06-01), Bekiaris et al.
patent: 2004/0026364 (2004-02-01), Kihara et al.
patent: 2002-124568 (2002-04-01), None
Applied Materials' data sheet for Black Diamond(TM), printout from internet, two pages.
S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era, vol. 1, Second Edition, Lattice Press, 2000, p. 524.
Clevenger Larry
Cowley Andy
Dalton Timothy
Kaltalioglu Erdem
Kumar Kaushik
Doty Heather
Infineon - Technologies AG
Slater & Matsil L.L.P.
LandOfFree
Dual damascene structure and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene structure and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene structure and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640036