Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2007-08-07
2007-08-07
Hassanzadeh, Parviz (Department: 1763)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S702000, C438S703000
Reexamination Certificate
active
10915633
ABSTRACT:
A method of fabricating semiconductor devices using dual damascene processes to form plugs in the via holes composed of various high etch materials and bottom anti-reflection coating (BARC) materials. After via hole etch, a layer of high etch rate plug material is spin coated to fill the via holes. Next, a layer of photoresist is applied. The photoresist is then exposed through a mask and developed to form an etch opening. Using the remaining photoresist as an etch mask and with a bottom anti-reflection coating (BARC) as protection, the oxide or low k layer is etched to form subsequent wiring. The etch step is known as a damascene etch step. The remaining photoresist is removed and the trench/via openings are filled with metal forming inlaid metal interconnect wiring and contact vias.
REFERENCES:
patent: 5635423 (1997-06-01), Huang et al.
patent: 5920790 (1999-07-01), Wetzel et al.
patent: 6033977 (2000-03-01), Gutsche et al.
patent: 6057239 (2000-05-01), Wang et al.
patent: 6096655 (2000-08-01), Lee et al.
patent: 6268283 (2001-07-01), Huang
patent: 6329118 (2001-12-01), Hussein et al.
patent: 6362093 (2002-03-01), Jang et al.
patent: 6365529 (2002-04-01), Hussein et al.
patent: 6426298 (2002-07-01), Chen et al.
patent: 6465358 (2002-10-01), Nashner et al.
patent: 6720256 (2004-04-01), Wu et al.
patent: 7015136 (2006-03-01), Bao et al.
patent: 7109119 (2006-09-01), Bao et al.
patent: 2001/0055725 (2001-12-01), Hussein et al.
patent: 2002/0173079 (2002-11-01), Kaltalioglu
patent: 2004/0087164 (2004-05-01), Bao et al.
patent: 399164 (1989-07-01), None
patent: 223755 (1998-08-01), None
Brewer Science, Inc. Receiving National Tibbetts Award from U.S. Small Business Administration, Jan. 2001.
Chao Li-Chih
Chen Jian-Hong
Ho Bang-Chien
Lin Hua-Tai
Lin Li-Te
Culbert Roberts
Hassanzadeh Parviz
Taiwan Semiconductor Manufacturing Co. Ltd.
Thomas Kayden Horstemeyer & Risley
LandOfFree
Dual damascene process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3884660