Dual damascene interconnection with...

Details Dual damascene interconnection with... Dual damascene interconnection with...

2007-10-09

2007-10-09

Sarkar, Asok Kumar (Department: 2891)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE27048

Reexamination Certificate

active

10799292

ABSTRACT:
Provided are a dual damascene interconnection with a metal-insulator-metal (MIM) capacitor and a method of fabricating the same. In this structure, an MIM capacitor is formed on a via-level IMD. After the via-level IMD is formed, while an alignment key used for patterning the MIM capacitor is being formed, a via hole is formed to connect a lower electrode of the MIM capacitor and an interconnection disposed under the via-level IMD. Also, an upper electrode of the MIM capacitor is directly connected to an upper metal interconnection during a dual damascene process.

REFERENCES:
patent: 6483142 (2002-11-01), Hsue et al.
patent: 6512240 (2003-01-01), Leblans et al.
patent: 6512260 (2003-01-01), Hsue et al.
patent: 6740974 (2004-05-01), Yoshitomi
patent: 6746914 (2004-06-01), Kai et al.
patent: 6750115 (2004-06-01), Ning et al.
patent: 2003/0012117 (2003-01-01), Ogawa et al.
patent: 202-0018610 (2002-03-01), None

Affiliated with

Also associated with

Rating

Dual damascene interconnection with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual damascene interconnection with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene interconnection with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3861221