Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-08-02
2011-08-02
Lee, Hsien-ming (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S638000, C438S643000, C438S645000, C438S700000, C257SE21579
Reexamination Certificate
active
07989341
ABSTRACT:
A method for creating a dual damascene structure while using only one lithography and masking step. Conventional dual damascene structures utilize two lithography steps: one to mask and expose the via, and a second step to mask and expose the trench interconnection. The novel method for creating a dual damascene structure allows for a smaller number of processing steps, thus reducing the processing time needed to complete the dual damascene structure. In addition, a lower number of masks may be needed. The exemplary mask or reticle used within the process incorporates different regions possessing different transmission rates. During the exposing step, light from an exposing source passes through the mask to expose a portion of the photoresist layer on top of the wafer. Depending on the transmission rate of the different regions, different thickness of the photoresist layer are exposed and later removed by a developing solution, which allows a subsequent etch process to remove portions of both the dielectric layer and photoresist layer to create a dual damascene structure.
REFERENCES:
patent: 5936707 (1999-08-01), Nguyen et al.
patent: 6225221 (2001-05-01), Ho et al.
patent: 6355399 (2002-03-01), Sajan et al.
patent: 6610594 (2003-08-01), Apelgren et al.
patent: 6825562 (2004-11-01), Naik et al.
patent: 6962771 (2005-11-01), Liu et al.
patent: 7235474 (2007-06-01), Dakshina-Murthy et al.
patent: 7364836 (2008-04-01), Liu et al.
patent: 2003/0137055 (2003-07-01), Trivedi
patent: 2004/0129573 (2004-07-01), Cohen
patent: 2005/0089763 (2005-04-01), Tan et al.
patent: 2006/0141773 (2006-06-01), Kim
patent: 2006/0197228 (2006-09-01), Daubenspeck et al.
Office Action for Chinese Patent Application No. 2006100233011; dated Mar. 28, 2008; 9 pages total (English translation not included).
Chien Wei Ting
Tseng Fan Chung
Wu Chi Hsi
Kilpatrick Townsend and Stockton LLP
Lee Hsien-Ming
Semiconductor Manufacturing International (Shanghai) Corporation
LandOfFree
Dual damascence copper process using a selected mask does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascence copper process using a selected mask, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascence copper process using a selected mask will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2757023