Dual comparator scheme for detecting a wrap-around condition and

Details Dual comparator scheme for detecting a wrap-around condition and Dual comparator scheme for detecting a wrap-around condition and

1996-07-26

1999-05-04

Lall, Parshotam S.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711217, 3401462, 3647365, G06F 1202

Patent

active

059000139

ABSTRACT:
A device and method for comparing cancel tags, and for canceling data from a finite wrap-around data buffer. The data buffer stores tag values that are continuous, or sequential. A cancel tag is used to cancel all tags with a value "greater-than" the cancel tag. In comparing cancel tags of a wrap-around buffer, however, the comparator must take into account wrap-around conditions. When a wrap-around condition occurs, tags that have a lower value may be "greater-than" the cancel tag. The present invention advantageously adds an additional bit to the tags stored in the data buffer and the cancel tag. The additional bit is toggled whenever a wrap-around condition occurs. By comparing the additional bit of the tag to the additional bit of the cancel tag, a wrap-around condition can be detected without extensive additional circuitry. The comparison of the additional bit indicates whether the comparator should cancel tags that are greater-than or less-than the cancel tag. The cancel tag causes the buffer pointer to change state and point to the storage element associated with the cancel tag, and causes the tag generator to change state.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5274835 (1993-12-01), Wakatani
patent: 5355113 (1994-10-01), McClure
patent: 5357236 (1994-10-01), McClure
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?, " PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan, 1996, 4 pages.

Affiliated with

Also associated with

Rating

Dual comparator scheme for detecting a wrap-around condition and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual comparator scheme for detecting a wrap-around condition and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual comparator scheme for detecting a wrap-around condition and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1867348