Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-09-29
2010-02-02
Odom, Curtis B (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S153000, C327S158000, C327S161000
Reexamination Certificate
active
07656983
ABSTRACT:
In general, in one aspect, the disclosure describes an apparatus including a first deskew unit and a second deskew unit. The first deskew unit operates at a first clock domain and provides fine timing adjustment to a signal. The second deskew unit operates at a second clock domain that is slower than the first clock domain and provide coarse timing adjustment to the signal.
REFERENCES:
patent: 2006/0188050 (2006-08-01), Jenkins et al.
patent: 2006/0261869 (2006-11-01), Gomm et al.
Klowden Daniel S.
Kolla Abhimanyu
Kumar S. Reji
Panikkar Adarsh
Vakil Kersi H.
Intel Corporation
Odom Curtis B
Ryder Douglas J.
Ryder, Lu, Mazzeo and Konieczny, LLC
LandOfFree
Dual clock domain deskew circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual clock domain deskew circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual clock domain deskew circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206505