Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-03-16
2004-03-30
Pham, Long (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S314000, C257S316000, C257S317000
Reexamination Certificate
active
06713809
ABSTRACT:
BACKGROUND
Non-volatile semiconductor memory devices are currently in widespread use in electronic components that require the retention of information when electrical power is terminated. Non-volatile semiconductor memory devices include read only memory (ROM), programmable read only memory (PROM), erasable programmable read only memory (EPROM), and electrically erasable programmable read only memory (EEPROM) devices. EEPROM devices differ from other non-volatile memory devices in that they can be electrically programmed and erased. Flash EEPROM devices are similar to EEPROM devices in that memory cells can be programmed and erased electrically. However, Flash EEPROM devices enable the erasing of all memory cells in the device using a single electrical current pulse.
Typically, an EEPROM device includes a floating-gate electrode upon which electrical charge is stored. The floating-gate electrode overlies a channel region residing between source and drain regions in a semiconductor substrate. The floating-gate electrode together with the source and drain regions forms an enhancement transistor. By storing electrical charge on the floating-gate electrode, the threshold voltage of the enhancement transistor is brought to a relatively high value. Correspondingly, when charge is removed from the floating-gate electrode, the threshold voltage of the enhancement transistor is brought to a relatively low value.
The threshold level of the enhancement transistor controls current flow through the transistor by application of appropriate voltages to the gate and drain. When the threshold voltage is high, no current will flow through the transistor, which is defined as a logic 0 state. Correspondingly, when the threshold voltage is low, current will flow through the transistor, which is defined as a logic 1 state. This feature is identical to FET operation, except the floating gate in an EEPROM FET alters the threshold voltage dependent upon the presence of charge within the floating gate.
One type of EEPROM device utilizes a polycrystalline silicon or metal layer for the floating-gate electrode. Electrons are transferred to the floating-gate electrode through a dielectric layer overlying the channel region of the enhancement transistor. The electron transfer is initiated by either hot electron injection, or by Fowler-Nordheim tunneling. In either electron transfer mechanism, a voltage potential is applied to the floating-gate by an overlying control-gate electrode.
The EEPROM device is programmed by applying a high positive voltage to the control-gate electrode, and a lower positive voltage to the drain region, which transfers electrons from the channel region to the floating-gate electrode. The EEPROM device is erased by grounding the control-gate electrode and applying a high positive voltage through either the source or drain region of the enhancement transistor. Under erase voltage conditions, electrons are removed from the floating-gate electrode and transferred into either the source or drain regions in the semiconductor substrate.
Another type of EEPROM device utilizes an oxide-nitride-oxide (ONO) layer for the fabrication of the floating-gate electrode. During programming, electrical charge is transferred from the substrate to the silicon nitride layer in the ONO structure. Voltages are applied to the gate and drain creating vertical and lateral electric fields, which accelerate the electrons along the length of the channel. As the electrons move along the channel, some of them gain sufficient energy to jump over the potential barrier of the bottom silicon dioxide layer and become trapped in the silicon nitride layer.
Electrons are trapped near the drain region because the electric fields are the strongest near the drain. Reversing the potentials applied to the source and drain will cause electrons to travel along the channel in the opposite direction and be injected into the silicon nitride layer near the source region. Because silicon nitride is not electrically conductive, the charge introduced into the silicon nitride layer tends to remain localized. Accordingly, depending upon the application of voltage potentials, electrical charge can be stored in discrete regions within a single continuous silicon nitride layer.
Non-volatile semiconductor memory designers have taken advantage of the localized nature of electron storage within a silicon nitride layer and have designed memory circuits that utilize two regions of stored charge within the ONO layer. This type of non-volatile semiconductor memory device is known as a two-bit EEPROM.
The two-bit EEPROM is capable of storing twice as much information as a conventional EEPROM in a memory array of equal size. A left and right bit is stored in physically different areas of the silicon nitride layer, near left and right regions of each memory cell. Programming methods are then used that enable two-bits to be programmed and read simultaneously. The two-bits of the memory cell can be individually erased by applying suitable erase voltages to the gate and to either the source or drain regions. The structure and operation of this type of memory device is described in a PCT application having the International Publication Number of WO/07000 entitled “TWO BIT NON-VOLATILE ELECTRICALLY ERASABLE AND PROGRAMMABLE SEMICONDUCTOR MEMORY CELL UTILIZING ASYMMETRICAL CHARGE TRAPPING”, the contents of which are fully incorporated herein by reference.
The fabrication of two-bit EEPROM devices utilizing an ONO gate structure presents numerous challenges. For example, it is difficult to fabricate an ONO layer without creating interface states that provide charge leakage paths within the ONO layer. Moreover, the ONO layer has the tendency to retain charge after each erase and program function, which may eventually lead to malfunction of the device. Accordingly, alternatives to ONO type two-bit EEPROM devices are desired to overcome these problems.
SUMMARY
According to an aspect of the invention, a semiconductor memory device is provided including an array of two-bit floating gate transistors on a silicon wafer substrate, each of the two-bit floating gate transistors having polysilicon floating gates adjacent parallel rows of bit-line oxide, and each of the two-bit floating gate transistors having an isolation opening between the parallel rows of bit-line oxide that divide the floating gates.
According to a further aspect of the invention, isolation openings may be centered over rows of bit-line oxide that divide the floating gates.
According to a further aspect of the invention, the memory device of the invention may be part of an electronic device, the electronic device may be a computer, and/or the memory device of the invention may be a flash EEPROM.
REFERENCES:
patent: 4980309 (1990-12-01), Mitchell
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5273926 (1993-12-01), Tigelaar
patent: 5414693 (1995-05-01), Ma et al.
patent: 5714412 (1998-02-01), Liang
patent: 5757044 (1998-05-01), Kubota
patent: 5793079 (1998-08-01), Georgescu et al.
patent: 5939750 (1999-08-01), Early
patent: 6178113 (2001-01-01), Gonzalez et al.
patent: 6204530 (2001-03-01), Choi
patent: 6246088 (2001-06-01), Chang
patent: 6271088 (2001-08-01), Liu et al.
patent: 6434053 (2002-08-01), Fujiwara
patent: 405347419 (1993-12-01), None
U.S. patent application Ser. No. 09/627,565: “Dual Bit Isolation Scheme for Flash Memory Devices Having Polysilicon Floating Gates”; Inventors: Tuan Pham and Angela T. Hui; Filed: Jul. 28, 2000; Attorney Docket No. 9076/474.
U.S. Provisional patent application Ser. No. 60/228,711: “Process for Making a Dual Bit Memory Device with Isolated Polysilicon Floating Gates”; Inventor: Jusuke Ogura, Kiyoshi Izumi, Masaru Yano, Hideki Komori, Tuam Pham and Angela Hui; Filed: Aug. 29, 2000; Attorney Docket No. 9076/477.
Hui Angela
Komori Hideki
Kurihara Kazuhiro
Ogura Jusuke
Pham Tuan
Advanced Micro Devices , Inc.
Ha Nathan W.
Pham Long
LandOfFree
Dual bit memory device with isolated polysilicon floating gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual bit memory device with isolated polysilicon floating gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual bit memory device with isolated polysilicon floating gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3215257