DSP design system level power estimation

Details DSP design system level power estimation DSP design system level power estimation

2006-11-28

2006-11-28

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07143368

ABSTRACT:
Power consumption estimation is performed at the system level in a design process, thus allowing early evaluation of feasibility and other considerations relating to logic/DSP design and hardware implementation of a proposed electronic design. Evaluation of the system level power consumption estimate(s) permits adjustment of a system level representation of the proposed electronic design, prior to investment of substantial resources in the electronic design. Other estimates, including other power consumption estimates, may be performed to adjust the proposed electronic design as well. Such estimates may be made in response to gate level power consumption estimates and/or hardware level power consumption estimates.

REFERENCES:
patent: 6968514 (2005-11-01), Cooke et al.

Affiliated with

Also associated with

Rating

DSP design system level power estimation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DSP design system level power estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DSP design system level power estimation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3679220