Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2005-01-11
2005-01-11
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C708S204000, C712S222000
Reexamination Certificate
active
06842850
ABSTRACT:
An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The ISA implemented with the ASSP, is adapted to DSP algorithmic structures. The ISA of the present invention includes flexible data typing, permutation, and type matching of operands. The flexible data typing, permutation and type matching of operands provides programming flexibility to support different filtering and DSP algorithms having different types of filter coefficients or data samples. A data typer and aligner within each signal processing unit within the ASSP supports flexible data typing, permutation and type matching of operands of the instruction set architecture.
REFERENCES:
patent: 4068299 (1978-01-01), Bachman
patent: 4107773 (1978-08-01), Gilbreath et al.
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4456955 (1984-06-01), Yanagita et al.
patent: 4899301 (1990-02-01), Mishitani et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 5142677 (1992-08-01), Ehlig et al.
patent: 5241492 (1993-08-01), Girardeau, Jr.
patent: 5341374 (1994-08-01), Lewen et al.
patent: 5442799 (1995-08-01), Murakami et al.
patent: 5499272 (1996-03-01), Bottomley
patent: 5530663 (1996-06-01), Garcia et al.
patent: 5541917 (1996-07-01), Farris
patent: 5559793 (1996-09-01), Maitra et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5638524 (1997-06-01), Kiuchi et al.
patent: 5727194 (1998-03-01), Shridhar et al.
patent: 5748977 (1998-05-01), Kawasaki et al.
patent: 5761470 (1998-06-01), Yoshida
patent: 5822613 (1998-10-01), Takaki et al.
patent: 5825658 (1998-10-01), Ginetti et al.
patent: 5826072 (1998-10-01), Knapp et al.
patent: 5838931 (1998-11-01), Regenold et al.
patent: 5880984 (1999-03-01), Burchfiel et al.
patent: 5881060 (1999-03-01), Morrow et al.
patent: 5887183 (1999-03-01), Agarwal et al.
patent: 5901301 (1999-05-01), Matsuo et al.
patent: 5923871 (1999-07-01), Gorshtein et al.
patent: 5936872 (1999-08-01), Fischer et al.
patent: 5940785 (1999-08-01), Georgiou et al.
patent: 5970094 (1999-10-01), Lee
patent: 5983253 (1999-11-01), Fischer et al.
patent: 5995122 (1999-11-01), Hsieh et al.
patent: 6029267 (2000-02-01), Simanapalli et al.
patent: 6058408 (2000-05-01), Fischer et al.
patent: 6092094 (2000-07-01), Ireton
patent: 6138136 (2000-10-01), Bauer et al.
patent: 6154828 (2000-11-01), Macri et al.
patent: 6185671 (2001-02-01), Pentovski et al.
patent: 6209012 (2001-03-01), Baudendistel
patent: 6292886 (2001-09-01), Makineni et al.
patent: 6295599 (2001-09-01), Hansen et al.
patent: 6330660 (2001-12-01), Ganapathy et al.
patent: 6460135 (2002-10-01), Suganuma
patent: 20020019928 (2002-02-01), Saulsbury
A. Oppenheim & R. Schafer, Digial Signal Processing; p. 430, 1975, Prentice Hall, Inc.
J. McCormick, Supporting Predicted Execution: Techniques and Tradeoffs, MS Thesis Dept. of Electrical & Computer Engineering, Univ. of IL, May 1996.
R. Fromm & D. Martin, Instruction Set Architecture, Simulation Infrastructure and Application Development for Vector IRAM, Oct. 15, 1999, web siteilpsoft.eecs.berkeley.edu:9636/˜ilpsoft/99abstracts/rfromm.1.html.
Web bsed course, Instructions Set Architecture, Oct. 15, 1999, web site.ee.eng.hawaii.edu/˜tep/EE461/Notes/ISA/isa.html.
Rockwell 1984 Data Book, R65C00/21 Dual CMOS Microcomputer and R65C29 Dual CMOS Microprocessor, Section 3-1-3-33, Aug. 1983, Rockwell International.
D. Minoli & E. Minoli, Delivering Vocie Over IP Networks, p. 149-233, 1998, John Wiley & Sons, Inc.
Patterson & Hennessy, Computer Architecture: A Quantitative Approach, p. 142-143, Morgan Kaufman Publishers, Inc., 1990.
Texas Instruments SMJ320C80 Digital Signal Processor Data Sheet; Document No. SGUS025, Aug. 1998, Texas Instruments, p. 1-153.
Stallings, Chapter 9, Instruction Sets: Characteristics and Functions, Computer Organization and Architecture, 1996, p. 313-360, Prentice Hall.
Mick & Brick; Bit-Slice Micropocessor Design; 1980, p. 191, McGraw Hill.
Cavanagh, Chapter 1, Number Systems, Logic Design and Very Large Scale Integration, Digital Computer Arithmetic, p. 1-12, McGraw-Hill Book Co. 1984.
Kain, Advanced Computer Architecture: A Systems Design Approach, p. 16-17, Prentice Hall, Inc., 1996.
Ganapathy Kumar
Kanapathipillai Ruban
Blakely , Sokoloff, Taylor & Zafman LLP
Kim Kenneth S.
LandOfFree
DSP data type matching for operation using multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DSP data type matching for operation using multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DSP data type matching for operation using multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3412307