DSP bus monitoring apparatus and method

Details DSP bus monitoring apparatus and method DSP bus monitoring apparatus and method

2007-09-18

2007-09-18

Ray, Gopal C. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C714S030000, C714S045000, C712S035000

Reexamination Certificate

active

11053446

ABSTRACT:
A bus monitor is provided as a tool for developing, debugging and testing a system having an embedded processor. The bus monitor resides within the same chip or module as the processor, which allows connection to internal processor buses not accessible from external contacts. The monitor uses a separate circular buffer to continuously store, in real-time, data traces from each of one or more internal processor buses. Upon the occurrence of a trigger condition, storage stops and a trace is preserved. Trigger conditions can depend on events occurring on multiple buses and are downloaded via an interface from an external device. Data traces are uploaded via the interface to an external device for evaluation of processor operation.

REFERENCES:
patent: 5142673 (1992-08-01), DeAngelis et al.
patent: 5206948 (1993-04-01), De Angelis et al.
patent: 5210862 (1993-05-01), DeAngelis et al.
patent: 5226153 (1993-07-01), DeAngelis et al.
patent: 5313618 (1994-05-01), Pawloski
patent: 5325368 (1994-06-01), James et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5355369 (1994-10-01), Greenbergerl et al.
patent: 5371551 (1994-12-01), Logan et al.
patent: 5375228 (1994-12-01), Leary et al.
patent: 5463760 (1995-10-01), Hamauchi
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5513338 (1996-04-01), Alexander et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5535412 (1996-07-01), Nadehara
patent: 5539901 (1996-07-01), Ramirez
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5546566 (1996-08-01), Katsuta
patent: 5560036 (1996-09-01), Yoshida
patent: 5561761 (1996-10-01), Hicok et al.
patent: 5566303 (1996-10-01), Tashiro et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5610826 (1997-03-01), Whetsel
patent: 5621651 (1997-04-01), Swoboda
patent: 5623673 (1997-04-01), Gephardt et al.
patent: 5631910 (1997-05-01), Nozuyama et al.
patent: 5640542 (1997-06-01), Whitsel et al.
patent: 5671172 (1997-09-01), Britton
patent: 5729678 (1998-03-01), Hunt et al.
patent: 5774476 (1998-06-01), Pressly et al.
patent: 5812830 (1998-09-01), Naasch-Shahry et al.
patent: 5908392 (1999-06-01), Wilson et al.
patent: 5960457 (1999-09-01), Skrovan et al.
patent: 5999163 (1999-12-01), Ivers et al.
patent: 6026503 (2000-02-01), Gutgold et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6611724 (2003-08-01), Buda et al.
patent: 6618775 (2003-09-01), Davis
patent: 6854029 (2005-02-01), Davis
patent: 7200776 (2007-04-01), Harris
patent: 7222315 (2007-05-01), Schubert et al.
patent: 2002/0062454 (2002-05-01), Fung
patent: 2005/0166098 (2005-07-01), Davis
“sensitive optical gating of reverse-biased AIGaas/GaAs optothyristors for pulsed power switching applications” by Zhao et al. (abstract only) Publication Date: Apr. 1993.
Duane R. Aadsen, Harold N. Scholz, and Yervant Zorian; Automated Bist for Regular Structures Embedded in Asic Devices;AT&T Technical Journal, May/Jun. 1990; pp. 97-109.
D. Mukherjee, C. Njinda and M.A. Breuer; Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware;IEEE International Conference on Computer-Aided Design; Nov. 1991; pp. 236-239.
IEEE Computer Society;IEEE Standard Test Access Port and Boundary-Scan Architecture; Oct. 1993.
Debaditya Mukherjee, Massoud Pedram, and Melvin Breuer; Merging Multiple FSM Controllers for DFT/BIST Hardware;IEEE/ACM International Conference on Computer-Aided Design; Nov. 1993; pp. 720-725.
Vishvani D. Agrawal, Chih-Jen Lin, Paul W. Rutkowski, Shianling Wu, and Yervant Zorian; Built-In Self-Test for Digital Integrated Circuits;AT&T Technical Journal; Mar./Apr. 1994; pp. 30-39.
Sybille Hellebrand, Hans-Joachim Wunderlich; An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures;IEEE/ACM International Conference on Computer-Aided Design; Nov. 1994; pp. 110-116.
Albrecht P. Stroele and Hans-Joachim Wunderlich; Test Register Insertion with Minimum Hardware Cost;IEEE/ACM International Conference on Computer-Aided Design; Nov. 1995; pp. 95-101.
Takeshi Ikenaga and Takeshi Ogura; A Distributed BIST Technique and Its Test Design Platform for VLSIs;IECE Trans. Electron.; vol. E78-C, No. 11; Nov. 1995; pp. 1618-1623.
Miodrag Potkonjak, Sujit Dey, Kazutoshi Wakabayashi; Design-For-Debugging of Application Specific Designs;IEEE/ACM International Conference on Computer-Aided Design; Nov. 1995; pp. 295-301.
Dan Strassberg;BIST: Pie in the Sky No Longer; EDN; Sep. 1996; pp. 77-85.
Karim Arabi, Bozena Kaminska and Janusz Rzeszut; BIST for D/A and A/D Converters;IEEE Computer Society; Winter 1996; pp. 49-49.
The Right Tools Do the Best Jobs; EDN; Jun. 1997; pp. S-10-S-21.

Affiliated with

Also associated with

Rating

DSP bus monitoring apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DSP bus monitoring apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DSP bus monitoring apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3754549