Driver calibration methods and circuits

Details Driver calibration methods and circuits Driver calibration methods and circuits

2008-05-07

2010-10-05

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S030000, C327S109000, C327S112000, C330S255000

Reexamination Certificate

active

07808278

ABSTRACT:
Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.

REFERENCES:
patent: 4513427 (1985-04-01), Borriello
patent: 4707620 (1987-11-01), Sullivan et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5298800 (1994-03-01), Dunlop
patent: 5396028 (1995-03-01), Tomassetti
patent: 5606275 (1997-02-01), Farhang et al.
patent: 5680060 (1997-10-01), Banniza
patent: 5726582 (1998-03-01), Hedberg
patent: 5748554 (1998-05-01), Richardson
patent: 5864506 (1999-01-01), Arcoleo et al.
patent: 5926031 (1999-07-01), Wallace
patent: 6052035 (2000-04-01), Nolan
patent: 6064224 (2000-05-01), Esch, Jr.
patent: 6177810 (2001-01-01), Loeffler
patent: 6288564 (2001-09-01), Hedberg
patent: 6330193 (2001-12-01), Yu
patent: 6344765 (2002-02-01), Taguchi
patent: 6411122 (2002-06-01), Mughal
patent: 6418500 (2002-07-01), Gai
patent: 6420899 (2002-07-01), Crittenden et al.
patent: 6424170 (2002-07-01), Raman
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448813 (2002-09-01), Donnelly
patent: 6462581 (2002-10-01), Davies et al.
patent: 6462588 (2002-10-01), Lau
patent: 6489837 (2002-12-01), Schultz et al.
patent: 6495997 (2002-12-01), Hall et al.
patent: 6509756 (2003-01-01), Yu
patent: 6509757 (2003-01-01), Humphrey
patent: 6525558 (2003-02-01), Kim
patent: 6530062 (2003-03-01), Donnelly
patent: 6545522 (2003-04-01), Mughal
patent: 6573746 (2003-06-01), Kim
patent: 6573747 (2003-06-01), Radhakrishnan
patent: 6597298 (2003-07-01), Kim
patent: 6608507 (2003-08-01), Garrett, Jr.
patent: 6624659 (2003-09-01), Abraham et al.
patent: 6643787 (2003-11-01), Zerbe
patent: 6661250 (2003-12-01), Kim
patent: 6711073 (2004-03-01), Martin
patent: 6717455 (2004-04-01), Mughal et al.
patent: 6734702 (2004-05-01), Ikeoku et al.
patent: 6762620 (2004-07-01), Jang et al.
patent: 6768352 (2004-07-01), Maher
patent: 6806728 (2004-10-01), Nguyen
patent: 6853938 (2005-02-01), Jeddeloh
patent: 6882593 (2005-04-01), Best
patent: 6937055 (2005-08-01), Roy et al.
patent: 6940303 (2005-09-01), Vargas
patent: 6980020 (2005-12-01), Best et al.
patent: 7019556 (2006-03-01), Yoo
patent: 7068064 (2006-06-01), Yen
patent: 7151390 (2006-12-01), Nguyen
patent: 7196567 (2007-03-01), Nguyen
patent: 7230448 (2007-06-01), Choe
patent: 7282955 (2007-10-01), Kim
patent: 7356555 (2008-04-01), Bedwani et al.
patent: 7389194 (2008-06-01), Nguyen et al.
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 2004/0008054 (2004-01-01), Lesea et al.
patent: 2004/0044808 (2004-03-01), Salmon
patent: 2004/0124850 (2004-07-01), Koneru
patent: 2004/0222821 (2004-11-01), Ho
patent: 2006/0132171 (2006-06-01), Nguyen
patent: 2007/0007992 (2007-01-01), Bains et al.
“Hastings Rambus Asic Cell Specification Generic Implementation, Revision 0.1 Preliminary.” Copyright 1999 Rambus Inc. Modified Jun. 20, 2000 149 pages.
Knight, Thomas F. Jr., “A Self-Terminating Low-Voltage Swing CMOS Output Driver.” IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988. pp. 457-464.
Paris et al., “WP 24.3: A 800 MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL,” ISSCC, 0-7803-5129-0/99, 10 pages. Slide Supplement, IEEE, 1999.
“400 Mb/s/pin SLDRAM” Draft/Advance, “4M x 18 SLDRAM, Pipelined, Eight Bank, 2.5V Operation.” Rev. Jul. 9, 1998, pp. 1-69, Copyright 1998, SLDRAM Inc.
“Intel 430 TX PCISET:824395TX System Controller (MTXC)”. Preliminary. Order No. 290559-001. Copyright Feb. 1997, Intel Corporation. 84 pages.
Gabara, Thaddeus J., “On-Chip Terminating Resistors for High Speed ECL-CMOS Interfaces.” Feb. 1992. IEEE. pp. 292-295.
Ware, Frederick A., “Direct RAC Data Sheet.” Advance Information. Document DL0064, Version 1.11. Copyright Jul. 2000, Rambus Inc. 66 pages.
Micron, “Graphics DDR3 DRAM.” Advance. “256 Mb x 32 GDR3 DRAM.” © 2003 Micron Technology, Inc. pp. 1-67.
Shah, Sunay et al., “A Temperature Independent Trimmable Current Source.” Department of Engineering Science, University of Oxford. ISCAS 2002. 4 pages.
Johnson, Chris. “The Future of Memory: Graphics DDR3 SDRAM Functionality.” Micron Designline, vol. 11, Issue 4, 4Q02. 8 pages.
Gabara, Thaddeus J. et al., “Digitally Adjustable Resistors in CMOS for High-Performance Applications,” IEEE Journal of Solid State Circuits, IEEE Inc. New York, US, vol. 27, No. 8, Aug. 1, 1992, pp. 1176-1185, XP000309397 ISSN: 0018-9200.
JEDEC Standard (JESD8-16) “Bus Interconnect Logic (BIC) for 1.2 Volts,” Apr. 2004, 15 pages.
Johnson, Chris, “Graphics DDR3 On-Die Termination and Thermal Considerations.” Micron Designline, vol. 12, Issue 1. Rev. Apr. 1, 2003. 1Q03/2Q03. 8 pages.
Gabara, Thaddeus J. et al., “A 200 MHz 100K ECL Output Buffer for CMOS ASICs.” 1990 IEEE. pp. 4.
Kim, Su-Chul, “Programmable Digital On-Chip Terminator.” ITC-CSCC, 2002. 4 pages.
“9Mb DDR SRAM, MT57V256H36P,” pp. 1-23, Micron Technology, Inc., 2000.
“FB-DIMM draft Specification: High Speed Differential PTP Link at 1.5V”, Revision 0.0, pp. 1-23, Intel Corporation Dec. 3, 2003.
“FB-DIMM Draft Specification: Architecture & Protocol,” Revision 0.0, pp. 1-107, Intel Corporation, Dec. 3, 2003.
“Appendix X: Serial Presence Detect (SPD) for fully buffered DIMM,” Revision 0.5, JEDEC Committee Ballot, JC-45 Item #2003.02, pp. 1-46, Aug. 18, 2004.
“Bus Interconnect Logic (BIC) for 1.2 volts,” JEDEC Standard-JESD8-16A, JEDEC Solid State Technology Association, Nov. 2004 (26 pages).
Kim, Nam-Seog et al., “Programmable and Automatically Adjustable On-Die Terminator for DDR3-SRAM Interface, ”IEEE Customs Integrated Circuits Conference, Sep. 2003.
Bazes, Mel, “Output buffer Impedance control and Noise Reduction Using a Speed-Locked Loop, ”IEEE International Solid-State Circuits Conference, Feb. 2004.
“Xilinx Digitally Controlled Impedance (DCI) Technology,” Xilinx, Inc., VTT011(v1.1), pp. 1-3, Sep. 20, 2001.
Nguyen, Huy M., pending patent application, U.S. Appl. No. 11/176,876 filed on Jul. 6, 2005 (RA439.P.US).

Affiliated with

Also associated with

Rating

Driver calibration methods and circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Driver calibration methods and circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Driver calibration methods and circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4236100