Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-05-14
1999-03-30
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711104, 711 5, 711117, 711118, G06F 1208
Patent
active
058901957
ABSTRACT:
A memory 601 comprising a plurality of static random access cell arrays 701, and a plurality of sets of latches 703 each for storing address bits associated with data stored in a corresponding one of the static random access cell arrays 701. Bit comparison circuitry 503 compares a received address bit with an address bit stored in each of the plurality of sets of latches 703 and enables access to a selected one of the static random cell arrays 701 corresponding to the set of latches 703 storing an address bit matching the received bit.
REFERENCES:
patent: 4384342 (1983-05-01), Imura et al.
patent: 5226009 (1993-07-01), Arimoto
patent: 5577223 (1996-11-01), Tanoi et al.
patent: 5588130 (1996-12-01), Fujishima et al.
patent: 5603009 (1997-02-01), Konishi et al.
patent: 5680570 (1997-10-01), Rantala et al.
patent: 5761694 (1998-06-01), Rao
patent: 5787457 (1998-07-01), Miller et al.
patent: 5835932 (1998-11-01), Rao
Ramtron, "Specialty Memory Products ", DM2223/2233 Sync Bursting EDRAM 512kbx8 Enhanced Dynamic RAM pp. 2-57 to 2-62 (Oct. 1994).
Cabeca John W.
Lee Felix B.
Murphy James J.
Silicon Aquarius, Inc.
LandOfFree
Dram with integral sram comprising a plurality of sets of addres does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dram with integral sram comprising a plurality of sets of addres, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram with integral sram comprising a plurality of sets of addres will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1225927