DRAM with integral SRAM and arithmetic-logic units

Details DRAM with integral SRAM and arithmetic-logic units DRAM with integral SRAM and arithmetic-logic units

1997-07-02

1999-09-14

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711 5, 711114, G06F 1200

Patent

active

059537388

ABSTRACT:
Memory 400 is fabricated as a single integrated circuit chip and includes an array 402 of memory cells and circuitry 404/405/413 for accessing selected memory cells in array 402. At least one local ALU 414 is included for receiving data accessed from selected cells of array 402 and performing a selected operation thereon.

REFERENCES:
patent: 4755962 (1988-07-01), Mor
patent: 4835733 (1989-05-01), Powell
patent: 5355335 (1994-10-01), Katsuno
patent: 5473573 (1995-12-01), Rao
patent: 5528550 (1996-06-01), Pawate et al.
patent: 5546343 (1996-08-01), Elliott et al.
patent: 5654931 (1997-08-01), Tamba et al.
patent: 5701270 (1997-12-01), Rao

Affiliated with

Also associated with

Rating

DRAM with integral SRAM and arithmetic-logic units does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM with integral SRAM and arithmetic-logic units, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM with integral SRAM and arithmetic-logic units will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1520805